Cesar计算机体系结构欧洲最快的Ers-1 Sar处理器

M. Tovernd, P.A. ViUand, Y. Desnos, J. Gnignad
{"title":"Cesar计算机体系结构欧洲最快的Ers-1 Sar处理器","authors":"M. Tovernd, P.A. ViUand, Y. Desnos, J. Gnignad","doi":"10.1109/IGARSS.1992.576786","DOIUrl":null,"url":null,"abstract":"This paper describes, briefly, the implementation of a fast computer system capable of processing one lOOXlOO km ERS-1 S A R Fast Delivery product in 2 minutes. The development work is based on the Cesar computer system installed at the Troms0 Satellite Station in Norway. The paper describes the system in terms of architecture, programming environment and implementation of the SAR algorithm. The architecture introduces a programmable hardware implementation approach to algorithms through high order library functions, callable from a Unix environment. Parallelism with no communication overhead is achieved, providing high performance in vector computations.","PeriodicalId":441591,"journal":{"name":"[Proceedings] IGARSS '92 International Geoscience and Remote Sensing Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-05-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"The Cesar Computer Architecture The Fastest Ers-1 Sar Processor In Europe\",\"authors\":\"M. Tovernd, P.A. ViUand, Y. Desnos, J. Gnignad\",\"doi\":\"10.1109/IGARSS.1992.576786\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes, briefly, the implementation of a fast computer system capable of processing one lOOXlOO km ERS-1 S A R Fast Delivery product in 2 minutes. The development work is based on the Cesar computer system installed at the Troms0 Satellite Station in Norway. The paper describes the system in terms of architecture, programming environment and implementation of the SAR algorithm. The architecture introduces a programmable hardware implementation approach to algorithms through high order library functions, callable from a Unix environment. Parallelism with no communication overhead is achieved, providing high performance in vector computations.\",\"PeriodicalId\":441591,\"journal\":{\"name\":\"[Proceedings] IGARSS '92 International Geoscience and Remote Sensing Symposium\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1992-05-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[Proceedings] IGARSS '92 International Geoscience and Remote Sensing Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IGARSS.1992.576786\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[Proceedings] IGARSS '92 International Geoscience and Remote Sensing Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IGARSS.1992.576786","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文简要介绍了一个快速计算机系统的实现,该系统能够在2分钟内处理一个lOOXlOO km - ers - 1rs快速交付产品。开发工作是基于安装在挪威Troms0卫星站的Cesar计算机系统。本文从系统的体系结构、编程环境和SAR算法的实现等方面对系统进行了描述。该体系结构引入了一种可编程的硬件实现方法,通过高阶库函数实现算法,可从Unix环境中调用。实现了无通信开销的并行性,为矢量计算提供了高性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
The Cesar Computer Architecture The Fastest Ers-1 Sar Processor In Europe
This paper describes, briefly, the implementation of a fast computer system capable of processing one lOOXlOO km ERS-1 S A R Fast Delivery product in 2 minutes. The development work is based on the Cesar computer system installed at the Troms0 Satellite Station in Norway. The paper describes the system in terms of architecture, programming environment and implementation of the SAR algorithm. The architecture introduces a programmable hardware implementation approach to algorithms through high order library functions, callable from a Unix environment. Parallelism with no communication overhead is achieved, providing high performance in vector computations.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信