H. El Aabbaoui, B. Gorisse, N. Rolland, A. Benlarbi-Delai, N. Fel, V. Allouche, P. Leclerc, B. Riondet, P. Rolland
{"title":"InP DHBT技术中[DC - 20ghz]缓冲跟踪保持电路的设计","authors":"H. El Aabbaoui, B. Gorisse, N. Rolland, A. Benlarbi-Delai, N. Fel, V. Allouche, P. Leclerc, B. Riondet, P. Rolland","doi":"10.1109/EMICC.2007.4412698","DOIUrl":null,"url":null,"abstract":"This paper describes the design and realization of a buffered track and hold (BTH) circuit fabricated in InP-InGaAs-InP double heterojunction bipolar transistor (DHBT) technology (FT = 180 GHz). This BTH is intended for a single shot, 20 GHz bandwidth and 40 GS/s sampling frequency digitizer based on the non simultaneous spatial sampling principle. Based on a high speed switched emitter follower (SEF), the BTH can ensure 20 GHz bandwidth signal compatible with the targeted objectives. First experimental results in the frequency domain and a novel optimized architecture leading to a combination between the SEF and the Cherry Hooper design based buffer are also presented.","PeriodicalId":448587,"journal":{"name":"2007 European Conference on Wireless Technologies","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design of a [DC - 20 GHz] Buffered Track and Hold Circuit in InP DHBT Technology\",\"authors\":\"H. El Aabbaoui, B. Gorisse, N. Rolland, A. Benlarbi-Delai, N. Fel, V. Allouche, P. Leclerc, B. Riondet, P. Rolland\",\"doi\":\"10.1109/EMICC.2007.4412698\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the design and realization of a buffered track and hold (BTH) circuit fabricated in InP-InGaAs-InP double heterojunction bipolar transistor (DHBT) technology (FT = 180 GHz). This BTH is intended for a single shot, 20 GHz bandwidth and 40 GS/s sampling frequency digitizer based on the non simultaneous spatial sampling principle. Based on a high speed switched emitter follower (SEF), the BTH can ensure 20 GHz bandwidth signal compatible with the targeted objectives. First experimental results in the frequency domain and a novel optimized architecture leading to a combination between the SEF and the Cherry Hooper design based buffer are also presented.\",\"PeriodicalId\":448587,\"journal\":{\"name\":\"2007 European Conference on Wireless Technologies\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-12-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 European Conference on Wireless Technologies\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EMICC.2007.4412698\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 European Conference on Wireless Technologies","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EMICC.2007.4412698","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of a [DC - 20 GHz] Buffered Track and Hold Circuit in InP DHBT Technology
This paper describes the design and realization of a buffered track and hold (BTH) circuit fabricated in InP-InGaAs-InP double heterojunction bipolar transistor (DHBT) technology (FT = 180 GHz). This BTH is intended for a single shot, 20 GHz bandwidth and 40 GS/s sampling frequency digitizer based on the non simultaneous spatial sampling principle. Based on a high speed switched emitter follower (SEF), the BTH can ensure 20 GHz bandwidth signal compatible with the targeted objectives. First experimental results in the frequency domain and a novel optimized architecture leading to a combination between the SEF and the Cherry Hooper design based buffer are also presented.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
