N. M. Rahman, Edward Lee, Venkata Chaitanya Krishna Chekuri, Ashutosh Kumar Singh, S. Mukhopadhyay
{"title":"一种具有安全感知管道的65nm可配置双模PRINCE密码，用于高吞吐量应用","authors":"N. M. Rahman, Edward Lee, Venkata Chaitanya Krishna Chekuri, Ashutosh Kumar Singh, S. Mukhopadhyay","doi":"10.1109/CICC48029.2020.9075918","DOIUrl":null,"url":null,"abstract":"A dual-mode PRINCE encryption cipher is implemented, in 65nm technology, that is configurable between pipelined and fully unrolled modes. Correlation Power and EM analysis on test-chip measurements show minimal exploitability of leakage from intermediate registers in pipelined mode. The pipelined PRINCE designs are seen to exhibit similar side channel resistance to unrolled designs while providing higher frequency and throughput. The overall dual-mode system has a minimum MTD of 460K and a projected maximum throughput of 492 Mega encryptions per second.","PeriodicalId":409525,"journal":{"name":"2020 IEEE Custom Integrated Circuits Conference (CICC)","volume":"63 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Configurable Dual-Mode PRINCE Cipher with Security Aware Pipelining in 65nm for High Throughput Applications\",\"authors\":\"N. M. Rahman, Edward Lee, Venkata Chaitanya Krishna Chekuri, Ashutosh Kumar Singh, S. Mukhopadhyay\",\"doi\":\"10.1109/CICC48029.2020.9075918\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A dual-mode PRINCE encryption cipher is implemented, in 65nm technology, that is configurable between pipelined and fully unrolled modes. Correlation Power and EM analysis on test-chip measurements show minimal exploitability of leakage from intermediate registers in pipelined mode. The pipelined PRINCE designs are seen to exhibit similar side channel resistance to unrolled designs while providing higher frequency and throughput. The overall dual-mode system has a minimum MTD of 460K and a projected maximum throughput of 492 Mega encryptions per second.\",\"PeriodicalId\":409525,\"journal\":{\"name\":\"2020 IEEE Custom Integrated Circuits Conference (CICC)\",\"volume\":\"63 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE Custom Integrated Circuits Conference (CICC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC48029.2020.9075918\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Custom Integrated Circuits Conference (CICC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC48029.2020.9075918","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Configurable Dual-Mode PRINCE Cipher with Security Aware Pipelining in 65nm for High Throughput Applications
A dual-mode PRINCE encryption cipher is implemented, in 65nm technology, that is configurable between pipelined and fully unrolled modes. Correlation Power and EM analysis on test-chip measurements show minimal exploitability of leakage from intermediate registers in pipelined mode. The pipelined PRINCE designs are seen to exhibit similar side channel resistance to unrolled designs while providing higher frequency and throughput. The overall dual-mode system has a minimum MTD of 460K and a projected maximum throughput of 492 Mega encryptions per second.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
