基于32nm GALS MPSoC的细粒度变化感知动态vdd跳频AVFS架构

2013 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2013-10-31 DOI:10.1109/ESSCIRC.2013.6649071

E. Beigné, I. Miro-Panadès, Y. Thonnart, L. Alacoque, P. Vivet, S. Lesecq, D. Puschini, F. Thabet, Benoît Tain, K. Benchehida, S. Engels, Robin Wilson, D. Fuin

{"title":"基于32nm GALS MPSoC的细粒度变化感知动态vdd跳频AVFS架构","authors":"E. Beigné, I. Miro-Panadès, Y. Thonnart, L. Alacoque, P. Vivet, S. Lesecq, D. Puschini, F. Thabet, Benoît Tain, K. Benchehida, S. Engels, Robin Wilson, D. Fuin","doi":"10.1109/ESSCIRC.2013.6649071","DOIUrl":null,"url":null,"abstract":"In order to optimize global energy efficiency in the context of dynamic Process-Voltage-Temperature variations in advanced nodes, a fine-grain Adaptive Voltage and Frequency Scaling architecture is proposed and implemented on a 32 nm GALS Multi-Processor SoC. Each Processing Element is an independent Voltage-Frequency island and shows up to 18.2% energy gains due to local adaptability. Compared to a worst case approach, our proposal also allows a frequency boosting around 25% for a total area overhead of 10% including local frequency/voltage actuators, sensors and digital controller.","PeriodicalId":183620,"journal":{"name":"2013 Proceedings of the ESSCIRC (ESSCIRC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-10-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"23","resultStr":"{\"title\":\"A fine grain variation-aware dynamic Vdd-hopping AVFS architecture on a 32nm GALS MPSoC\",\"authors\":\"E. Beigné, I. Miro-Panadès, Y. Thonnart, L. Alacoque, P. Vivet, S. Lesecq, D. Puschini, F. Thabet, Benoît Tain, K. Benchehida, S. Engels, Robin Wilson, D. Fuin\",\"doi\":\"10.1109/ESSCIRC.2013.6649071\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In order to optimize global energy efficiency in the context of dynamic Process-Voltage-Temperature variations in advanced nodes, a fine-grain Adaptive Voltage and Frequency Scaling architecture is proposed and implemented on a 32 nm GALS Multi-Processor SoC. Each Processing Element is an independent Voltage-Frequency island and shows up to 18.2% energy gains due to local adaptability. Compared to a worst case approach, our proposal also allows a frequency boosting around 25% for a total area overhead of 10% including local frequency/voltage actuators, sensors and digital controller.\",\"PeriodicalId\":183620,\"journal\":{\"name\":\"2013 Proceedings of the ESSCIRC (ESSCIRC)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-10-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"23\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 Proceedings of the ESSCIRC (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2013.6649071\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 Proceedings of the ESSCIRC (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2013.6649071","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 23

摘要

为了在高级节点动态过程电压温度变化的背景下优化全局能源效率，提出了一种细粒度自适应电压和频率缩放架构，并在32nm GALS多处理器SoC上实现。每个处理单元是一个独立的电压频率岛，由于局部适应性，显示高达18.2%的能量增益。与最坏情况下的方法相比，我们的建议还允许频率提升约25%，总面积开销为10%，包括本地频率/电压执行器，传感器和数字控制器。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A fine grain variation-aware dynamic Vdd-hopping AVFS architecture on a 32nm GALS MPSoC

In order to optimize global energy efficiency in the context of dynamic Process-Voltage-Temperature variations in advanced nodes, a fine-grain Adaptive Voltage and Frequency Scaling architecture is proposed and implemented on a 32 nm GALS Multi-Processor SoC. Each Processing Element is an independent Voltage-Frequency island and shows up to 18.2% energy gains due to local adaptability. Compared to a worst case approach, our proposal also allows a frequency boosting around 25% for a total area overhead of 10% including local frequency/voltage actuators, sensors and digital controller.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2013 Proceedings of the ESSCIRC (ESSCIRC)

自引率

0.00%

发文量