非线性片上电容器的特性研究

T. Sutory, Z. Kolka
{"title":"非线性片上电容器的特性研究","authors":"T. Sutory, Z. Kolka","doi":"10.1109/RADIOELEK.2007.371443","DOIUrl":null,"url":null,"abstract":"The paper deals with nonlinear on-chip capacitor characterization. A modification of CBCM (charge-based capacitance measurements) has been proposed. The CBCM method was originally developed for linear interconnect-capacitance measurements. The proposed modification uses two DC swept sources to measure the whole nonlinear Q-v characteristic in both polarities without the necessity to switch the measured object. The main advantage of the method is high resolution although it is based on equipment found in any average laboratory. A test-chip implementing the method was designed and manufactured in 0.35 mum CMOS process. Verification against known capacitances proved the method correctness and accuracy. The test-chip was successfully used for MOSFET gate-capacitance characterization.","PeriodicalId":446406,"journal":{"name":"2007 17th International Conference Radioelektronika","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-04-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Characterization of Nonlinear On-Chip Capacitors\",\"authors\":\"T. Sutory, Z. Kolka\",\"doi\":\"10.1109/RADIOELEK.2007.371443\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper deals with nonlinear on-chip capacitor characterization. A modification of CBCM (charge-based capacitance measurements) has been proposed. The CBCM method was originally developed for linear interconnect-capacitance measurements. The proposed modification uses two DC swept sources to measure the whole nonlinear Q-v characteristic in both polarities without the necessity to switch the measured object. The main advantage of the method is high resolution although it is based on equipment found in any average laboratory. A test-chip implementing the method was designed and manufactured in 0.35 mum CMOS process. Verification against known capacitances proved the method correctness and accuracy. The test-chip was successfully used for MOSFET gate-capacitance characterization.\",\"PeriodicalId\":446406,\"journal\":{\"name\":\"2007 17th International Conference Radioelektronika\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-04-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 17th International Conference Radioelektronika\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RADIOELEK.2007.371443\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 17th International Conference Radioelektronika","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RADIOELEK.2007.371443","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

本文研究了片上电容的非线性特性。提出了一种基于电荷的电容测量方法。CBCM方法最初是为线性互连电容测量而开发的。提出的改进方法使用两个直流扫频源来测量两个极性下的整个非线性Q-v特性,而无需切换被测对象。该方法的主要优点是高分辨率,尽管它是基于在任何普通实验室中发现的设备。采用0.35 μ m CMOS工艺设计并制作了实现该方法的测试芯片。对已知电容进行了验证,证明了方法的正确性和准确性。该测试芯片已成功用于MOSFET栅极电容表征。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Characterization of Nonlinear On-Chip Capacitors
The paper deals with nonlinear on-chip capacitor characterization. A modification of CBCM (charge-based capacitance measurements) has been proposed. The CBCM method was originally developed for linear interconnect-capacitance measurements. The proposed modification uses two DC swept sources to measure the whole nonlinear Q-v characteristic in both polarities without the necessity to switch the measured object. The main advantage of the method is high resolution although it is based on equipment found in any average laboratory. A test-chip implementing the method was designed and manufactured in 0.35 mum CMOS process. Verification against known capacitances proved the method correctness and accuracy. The test-chip was successfully used for MOSFET gate-capacitance characterization.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信