AltiVec/sup TM/:将矢量技术引入PowerPC/sup TM/处理器系列

1999 IEEE International Performance, Computing and Communications Conference (Cat. No.99CH36305) Pub Date : 1999-02-10 DOI:10.1109/PCCC.1999.749469

J. Tyler, Jeff Lent, Anh Mather, Huy Nguyen

{"title":"AltiVec/sup TM/:将矢量技术引入PowerPC/sup TM/处理器系列","authors":"J. Tyler, Jeff Lent, Anh Mather, Huy Nguyen","doi":"10.1109/PCCC.1999.749469","DOIUrl":null,"url":null,"abstract":"Motorola's AltiVec/sup TM/ Technology provides a new, SIMD vector extension to the PowerPC/sup TM/ architecture. AltiVec adds 162 new instructions and a powerful new 128-bit datapath, capable of simultaneously executing up to 16 operations per clock. AltiVec instructions allow parallel operation on either 8, 16 or 32-bit integers, as well as 4 IEEE single-precision floating-point numbers. AltiVec technology includes highly flexible \"Permute\" instructions, which give the data re-organization power needed to maintain a high level of data parallelism. Fine grained data prefetch instructions are also included, which help hide the memory latency of data hungry multimedia applications. All of these features add up to a dramatic performance improvement with the first implementation of AltiVec technology: routines written with AltiVec instructions can execute significantly faster sometimes by a factor of 10 or more, than traditional scalar PowerPC code. Yet AltiVec technology is flexible enough to be useful in a wide variety of applications.","PeriodicalId":211210,"journal":{"name":"1999 IEEE International Performance, Computing and Communications Conference (Cat. No.99CH36305)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1999-02-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"27","resultStr":"{\"title\":\"AltiVec/sup TM/: bringing vector technology to the PowerPC/sup TM/ processor family\",\"authors\":\"J. Tyler, Jeff Lent, Anh Mather, Huy Nguyen\",\"doi\":\"10.1109/PCCC.1999.749469\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Motorola's AltiVec/sup TM/ Technology provides a new, SIMD vector extension to the PowerPC/sup TM/ architecture. AltiVec adds 162 new instructions and a powerful new 128-bit datapath, capable of simultaneously executing up to 16 operations per clock. AltiVec instructions allow parallel operation on either 8, 16 or 32-bit integers, as well as 4 IEEE single-precision floating-point numbers. AltiVec technology includes highly flexible \\\"Permute\\\" instructions, which give the data re-organization power needed to maintain a high level of data parallelism. Fine grained data prefetch instructions are also included, which help hide the memory latency of data hungry multimedia applications. All of these features add up to a dramatic performance improvement with the first implementation of AltiVec technology: routines written with AltiVec instructions can execute significantly faster sometimes by a factor of 10 or more, than traditional scalar PowerPC code. Yet AltiVec technology is flexible enough to be useful in a wide variety of applications.\",\"PeriodicalId\":211210,\"journal\":{\"name\":\"1999 IEEE International Performance, Computing and Communications Conference (Cat. No.99CH36305)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-02-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"27\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1999 IEEE International Performance, Computing and Communications Conference (Cat. No.99CH36305)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PCCC.1999.749469\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 IEEE International Performance, Computing and Communications Conference (Cat. No.99CH36305)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PCCC.1999.749469","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 27

摘要

摩托罗拉的AltiVec/sup TM/ Technology为PowerPC/sup TM/架构提供了一个新的SIMD矢量扩展。AltiVec增加了162条新指令和一个强大的新128位数据路径，每个时钟能够同时执行多达16个操作。AltiVec指令允许并行操作8、16或32位整数，以及4个IEEE单精度浮点数。AltiVec技术包括高度灵活的“Permute”指令，它提供了维持高水平数据并行性所需的数据重组能力。还包括细粒度的数据预取指令，这有助于隐藏需要大量数据的多媒体应用程序的内存延迟。所有这些特性加在一起，使AltiVec技术的首次实现显著提高了性能:使用AltiVec指令编写的例程执行速度有时比传统的标量PowerPC代码快10倍或更多。然而，AltiVec技术足够灵活，可以在各种各样的应用中发挥作用。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

AltiVec/sup TM/: bringing vector technology to the PowerPC/sup TM/ processor family

Motorola's AltiVec/sup TM/ Technology provides a new, SIMD vector extension to the PowerPC/sup TM/ architecture. AltiVec adds 162 new instructions and a powerful new 128-bit datapath, capable of simultaneously executing up to 16 operations per clock. AltiVec instructions allow parallel operation on either 8, 16 or 32-bit integers, as well as 4 IEEE single-precision floating-point numbers. AltiVec technology includes highly flexible "Permute" instructions, which give the data re-organization power needed to maintain a high level of data parallelism. Fine grained data prefetch instructions are also included, which help hide the memory latency of data hungry multimedia applications. All of these features add up to a dramatic performance improvement with the first implementation of AltiVec technology: routines written with AltiVec instructions can execute significantly faster sometimes by a factor of 10 or more, than traditional scalar PowerPC code. Yet AltiVec technology is flexible enough to be useful in a wide variety of applications.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1999 IEEE International Performance, Computing and Communications Conference (Cat. No.99CH36305)

自引率

0.00%

发文量