一种具有线性化粗调谐特性的宽调谐范围毫米波CMOS lvco

Saeed Alzahrani, S. Elabd, W. Khalil
{"title":"一种具有线性化粗调谐特性的宽调谐范围毫米波CMOS lvco","authors":"Saeed Alzahrani, S. Elabd, W. Khalil","doi":"10.1109/NEWCAS.2018.8585562","DOIUrl":null,"url":null,"abstract":"A folded feed line structure is proposed to realize a millimeter-wave wide tuning range LC voltage-controlled oscillator (VCO) with linearized coarse tuning characteristics. A 5-bit segmented capacitor C-DAC is implemented with the proposed folded feed line structure on 45nm CMOS SOI technology and verified at 60 GHz. A combination of post layout and electromagnetic (EM) simulation results show that this technique reduces the fixed capacitance of the feed line parasitic by 47% at 60 GHz and improves the quality factor of the C-DAC by 57% compared to the conventional feed line structure. Moreover, the maximum error on the regularity of the coarse tuning C-DAC is reduced by S4% and the VCO tuning range is extended by 21% compared to the conventional structure.","PeriodicalId":112526,"journal":{"name":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Wide Tuning Range Millimeter Wave CMOS LCVCO with Linearized Coarse Tuning Characteristics\",\"authors\":\"Saeed Alzahrani, S. Elabd, W. Khalil\",\"doi\":\"10.1109/NEWCAS.2018.8585562\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A folded feed line structure is proposed to realize a millimeter-wave wide tuning range LC voltage-controlled oscillator (VCO) with linearized coarse tuning characteristics. A 5-bit segmented capacitor C-DAC is implemented with the proposed folded feed line structure on 45nm CMOS SOI technology and verified at 60 GHz. A combination of post layout and electromagnetic (EM) simulation results show that this technique reduces the fixed capacitance of the feed line parasitic by 47% at 60 GHz and improves the quality factor of the C-DAC by 57% compared to the conventional feed line structure. Moreover, the maximum error on the regularity of the coarse tuning C-DAC is reduced by S4% and the VCO tuning range is extended by 21% compared to the conventional structure.\",\"PeriodicalId\":112526,\"journal\":{\"name\":\"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NEWCAS.2018.8585562\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NEWCAS.2018.8585562","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

为了实现具有线性化粗调谐特性的毫米波宽调谐范围LC压控振荡器(VCO),提出了一种折叠馈线结构。采用所提出的折叠馈线结构,在45nm CMOS SOI技术上实现了一个5位分段电容C-DAC,并在60 GHz下进行了验证。结合后置布局和电磁(EM)仿真结果表明,与传统馈线结构相比,该技术在60 GHz时将馈线寄生固定电容降低了47%,将C-DAC的品质因数提高了57%。与传统结构相比,粗调谐C-DAC的最大正则性误差减小了4%,VCO调谐范围扩大了21%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Wide Tuning Range Millimeter Wave CMOS LCVCO with Linearized Coarse Tuning Characteristics
A folded feed line structure is proposed to realize a millimeter-wave wide tuning range LC voltage-controlled oscillator (VCO) with linearized coarse tuning characteristics. A 5-bit segmented capacitor C-DAC is implemented with the proposed folded feed line structure on 45nm CMOS SOI technology and verified at 60 GHz. A combination of post layout and electromagnetic (EM) simulation results show that this technique reduces the fixed capacitance of the feed line parasitic by 47% at 60 GHz and improves the quality factor of the C-DAC by 57% compared to the conventional feed line structure. Moreover, the maximum error on the regularity of the coarse tuning C-DAC is reduced by S4% and the VCO tuning range is extended by 21% compared to the conventional structure.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信