具有快速写访问的1Kx32位WDSRAM页面

2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS) Pub Date : 2018-04-01 DOI:10.1109/DTIS.2018.8368584

Theodoros Simopoulos, T. Haniotakis, G. Alexiou

{"title":"具有快速写访问的1Kx32位WDSRAM页面","authors":"Theodoros Simopoulos, T. Haniotakis, G. Alexiou","doi":"10.1109/DTIS.2018.8368584","DOIUrl":null,"url":null,"abstract":"In this work we present the hierarchical implementation of a 1Kx32 bit SRAM page which supports the WDSRAM — Write Driver SRAM — enhancements. The creation of the double-rows of the page's architectural scheme and the I/O tunnel between them is explained. The paper concludes with the presentation of the post-layout simulation results which confirm the fast write operation of the WDSRAM on the memory page level.","PeriodicalId":328650,"journal":{"name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 1Kx32 bit WDSRAM page with rapid write access\",\"authors\":\"Theodoros Simopoulos, T. Haniotakis, G. Alexiou\",\"doi\":\"10.1109/DTIS.2018.8368584\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work we present the hierarchical implementation of a 1Kx32 bit SRAM page which supports the WDSRAM — Write Driver SRAM — enhancements. The creation of the double-rows of the page's architectural scheme and the I/O tunnel between them is explained. The paper concludes with the presentation of the post-layout simulation results which confirm the fast write operation of the WDSRAM on the memory page level.\",\"PeriodicalId\":328650,\"journal\":{\"name\":\"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTIS.2018.8368584\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIS.2018.8368584","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

在这项工作中，我们提出了一个1Kx32位SRAM页面的分层实现，它支持WDSRAM -写驱动程序SRAM -增强。解释了页面体系结构方案的双行创建和它们之间的I/O通道。最后给出了布局后的仿真结果，验证了WDSRAM在内存页级上的快速写入操作。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 1Kx32 bit WDSRAM page with rapid write access

In this work we present the hierarchical implementation of a 1Kx32 bit SRAM page which supports the WDSRAM — Write Driver SRAM — enhancements. The creation of the double-rows of the page's architectural scheme and the I/O tunnel between them is explained. The paper concludes with the presentation of the post-layout simulation results which confirm the fast write operation of the WDSRAM on the memory page level.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)

自引率

0.00%

发文量