K. Sakaue, Y. Shobatake, M. Motoyama, Y. Kumaki, S. Takatsuka, S. Tanaka, H. Hara, K. Matsuda, S. Kitaoka, M. Noda, Y. Niitsu, M. Norishima, H. Momose, K. Maeguchi, S. Shimizu, T. Kodama
{"title":"一个0.8 μm BiCMOS ATM开关在800mbps异步缓冲榕树网络上","authors":"K. Sakaue, Y. Shobatake, M. Motoyama, Y. Kumaki, S. Takatsuka, S. Tanaka, H. Hara, K. Matsuda, S. Kitaoka, M. Noda, Y. Niitsu, M. Norishima, H. Momose, K. Maeguchi, S. Shimizu, T. Kodama","doi":"10.1109/VLSIC.1990.111097","DOIUrl":null,"url":null,"abstract":"A two-input, two-output element switch for use in future ATM (asynchronous transfer mode) switching systems for buffered banyan networks with CASO (contents associated output) buffers has been realized in 0.8-μm BiCMOS technology. Three key features of the element switch architecture are CASO buffers to increase the throughput, SCDB (synchronization in clocked dual-port buffer) to make asynchronous cell transmission possible on the element switches with a simple structure, and CELL-BYPASS, which lowers the latency (the time of cell passage through the element switch). The element switch adopted an ECL (emitter coupled logic) interface to achieve high through rate. Using these techniques, a high-speed, low-latency, very-large-scale buffered self-routing switching network is easily constructed","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"2014 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 0.8 μm BiCMOS ATM switch on the 800 Mbps asynchronous buffered banyan network\",\"authors\":\"K. Sakaue, Y. Shobatake, M. Motoyama, Y. Kumaki, S. Takatsuka, S. Tanaka, H. Hara, K. Matsuda, S. Kitaoka, M. Noda, Y. Niitsu, M. Norishima, H. Momose, K. Maeguchi, S. Shimizu, T. Kodama\",\"doi\":\"10.1109/VLSIC.1990.111097\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A two-input, two-output element switch for use in future ATM (asynchronous transfer mode) switching systems for buffered banyan networks with CASO (contents associated output) buffers has been realized in 0.8-μm BiCMOS technology. Three key features of the element switch architecture are CASO buffers to increase the throughput, SCDB (synchronization in clocked dual-port buffer) to make asynchronous cell transmission possible on the element switches with a simple structure, and CELL-BYPASS, which lowers the latency (the time of cell passage through the element switch). The element switch adopted an ECL (emitter coupled logic) interface to achieve high through rate. Using these techniques, a high-speed, low-latency, very-large-scale buffered self-routing switching network is easily constructed\",\"PeriodicalId\":239990,\"journal\":{\"name\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"volume\":\"2014 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-06-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1990.111097\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1990.111097","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
摘要
一种用于未来ATM(异步传输模式)交换系统的双输入双输出元件开关已在0.8 μ m BiCMOS技术中实现，该开关用于具有CASO(内容相关输出)缓冲区的缓冲榕树网络。元件交换机架构的三个关键特征是CASO缓冲器(用于增加吞吐量)、SCDB(时钟双端口缓冲器中的同步)(用于在结构简单的元件交换机上实现异步单元传输)和cell - bypass(用于降低延迟(单元通过元件交换机的时间))。元件开关采用ECL(发射极耦合逻辑)接口，实现高通达率。利用这些技术，可以很容易地构建高速、低延迟、超大规模的缓冲自路由交换网络
A 0.8 μm BiCMOS ATM switch on the 800 Mbps asynchronous buffered banyan network
A two-input, two-output element switch for use in future ATM (asynchronous transfer mode) switching systems for buffered banyan networks with CASO (contents associated output) buffers has been realized in 0.8-μm BiCMOS technology. Three key features of the element switch architecture are CASO buffers to increase the throughput, SCDB (synchronization in clocked dual-port buffer) to make asynchronous cell transmission possible on the element switches with a simple structure, and CELL-BYPASS, which lowers the latency (the time of cell passage through the element switch). The element switch adopted an ECL (emitter coupled logic) interface to achieve high through rate. Using these techniques, a high-speed, low-latency, very-large-scale buffered self-routing switching network is easily constructed
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
