基于NiosII的数据采集和VGA显示控制器

Enrang Zheng, Zelin Song, Lingkun Ma
{"title":"基于NiosII的数据采集和VGA显示控制器","authors":"Enrang Zheng, Zelin Song, Lingkun Ma","doi":"10.1109/ICSPS.2010.5555721","DOIUrl":null,"url":null,"abstract":"In analysis of power system harmonic, analog-to-digital converter (ADC) circuit is one of the main links which affect detection performance of system. NiosII-based harmonic analysis system has features of good logic control ability, high real-time of signal processing, strong anti-interference ability, etc. Hardware design of sampling circuit is realized with the platform of Altera's DE2 board. Quartus II used in the Verilog HDL language to complete the interface with the FPGA design, and eventually VGA display.","PeriodicalId":234084,"journal":{"name":"2010 2nd International Conference on Signal Processing Systems","volume":"62 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-07-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Data acquisition and VGA display controller based on NiosII\",\"authors\":\"Enrang Zheng, Zelin Song, Lingkun Ma\",\"doi\":\"10.1109/ICSPS.2010.5555721\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In analysis of power system harmonic, analog-to-digital converter (ADC) circuit is one of the main links which affect detection performance of system. NiosII-based harmonic analysis system has features of good logic control ability, high real-time of signal processing, strong anti-interference ability, etc. Hardware design of sampling circuit is realized with the platform of Altera's DE2 board. Quartus II used in the Verilog HDL language to complete the interface with the FPGA design, and eventually VGA display.\",\"PeriodicalId\":234084,\"journal\":{\"name\":\"2010 2nd International Conference on Signal Processing Systems\",\"volume\":\"62 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-07-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 2nd International Conference on Signal Processing Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICSPS.2010.5555721\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 2nd International Conference on Signal Processing Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSPS.2010.5555721","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在电力系统谐波分析中,模数转换器(ADC)电路是影响系统检测性能的主要环节之一。基于niosii的谐波分析系统具有逻辑控制能力好、信号处理实时性高、抗干扰能力强等特点。以Altera公司的DE2板为平台,实现了采样电路的硬件设计。使用Quartus II中的Verilog HDL语言完成与FPGA的接口设计,最终实现VGA显示。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Data acquisition and VGA display controller based on NiosII
In analysis of power system harmonic, analog-to-digital converter (ADC) circuit is one of the main links which affect detection performance of system. NiosII-based harmonic analysis system has features of good logic control ability, high real-time of signal processing, strong anti-interference ability, etc. Hardware design of sampling circuit is realized with the platform of Altera's DE2 board. Quartus II used in the Verilog HDL language to complete the interface with the FPGA design, and eventually VGA display.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信