R. Morley, G. Engel, T. J. Sullivan, Sundaram M. Natarajan
{"title":"基于VLSI的电池供电数字助听器设计","authors":"R. Morley, G. Engel, T. J. Sullivan, Sundaram M. Natarajan","doi":"10.1109/ICASSP.1988.197154","DOIUrl":null,"url":null,"abstract":"A two-chip design is proposed wherein one chip is responsible for data acquisition and reconstruction while a second chip is dedicated to the digital signal-processing circuitry. A custom digital signal processor, potentially capable of performing over 3*10/sup 6/ multiply accumulate operations per second while consuming less than a fraction of a milliwatt, that is required to implement a four-channel hearing aid, is presented. Power consumption is minimized while maintaining a wide dynamic range through the use of sign/logarithm arithmetic.<<ETX>>","PeriodicalId":448544,"journal":{"name":"ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing","volume":"06 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1988-04-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":"{\"title\":\"VLSI based design of a battery-operated digital hearing aid\",\"authors\":\"R. Morley, G. Engel, T. J. Sullivan, Sundaram M. Natarajan\",\"doi\":\"10.1109/ICASSP.1988.197154\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A two-chip design is proposed wherein one chip is responsible for data acquisition and reconstruction while a second chip is dedicated to the digital signal-processing circuitry. A custom digital signal processor, potentially capable of performing over 3*10/sup 6/ multiply accumulate operations per second while consuming less than a fraction of a milliwatt, that is required to implement a four-channel hearing aid, is presented. Power consumption is minimized while maintaining a wide dynamic range through the use of sign/logarithm arithmetic.<<ETX>>\",\"PeriodicalId\":448544,\"journal\":{\"name\":\"ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing\",\"volume\":\"06 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1988-04-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"19\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASSP.1988.197154\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASSP.1988.197154","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
VLSI based design of a battery-operated digital hearing aid
A two-chip design is proposed wherein one chip is responsible for data acquisition and reconstruction while a second chip is dedicated to the digital signal-processing circuitry. A custom digital signal processor, potentially capable of performing over 3*10/sup 6/ multiply accumulate operations per second while consuming less than a fraction of a milliwatt, that is required to implement a four-channel hearing aid, is presented. Power consumption is minimized while maintaining a wide dynamic range through the use of sign/logarithm arithmetic.<>