专用硬件实现的高精度电能质量仪表

V. V. D. Araujo, R. A. Hernandez, E. Simas, Amauri Oliveira, Wagner L. A. de Olivera
{"title":"专用硬件实现的高精度电能质量仪表","authors":"V. V. D. Araujo, R. A. Hernandez, E. Simas, Amauri Oliveira, Wagner L. A. de Olivera","doi":"10.1109/I2MTC.2015.7151300","DOIUrl":null,"url":null,"abstract":"Low power quality may cause serious problems in industrial, corporative and residential electrical networks. Among the most common problems one can mention the reduction of equipment lifetime, false activation of protection devices and electrical and thermal losses increase. Considering this, it is very important to monitor the power quality of a given facility. This paper describes the architecture of custom application-specific integrated circuit (ASIC) for power quality measurement. The digital signal processing measurements are based on IEC standards (61000-4-30, 61000-4-7, and 61000-4-15 class-A). The proposed Integrated Circuit (IC) supports poly-phase measuring for 7 channels with high precision estimation of parameters such as RMS value, crest factor, harmonics, interharmonics, total harmonics distortion, angle, unbalance, active power, apparent power, and instantaneous frequency. There is also a Real Time Clock (RTC) that enables system synchronization, predicted in the standards to perform phasor measurement. The main focus of this paper is describing the digital signal processing blocks of the proposed IC. The designed ASIC was produced using TowerJazz 180nm CMOS technology. Multiple clocks are used to reduce area (by optimizing single port memories), enable faster external communication, and reduce power consumption.","PeriodicalId":424006,"journal":{"name":"2015 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-05-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Dedicated hardware implementation of a high precision power quality meter\",\"authors\":\"V. V. D. Araujo, R. A. Hernandez, E. Simas, Amauri Oliveira, Wagner L. A. de Olivera\",\"doi\":\"10.1109/I2MTC.2015.7151300\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Low power quality may cause serious problems in industrial, corporative and residential electrical networks. Among the most common problems one can mention the reduction of equipment lifetime, false activation of protection devices and electrical and thermal losses increase. Considering this, it is very important to monitor the power quality of a given facility. This paper describes the architecture of custom application-specific integrated circuit (ASIC) for power quality measurement. The digital signal processing measurements are based on IEC standards (61000-4-30, 61000-4-7, and 61000-4-15 class-A). The proposed Integrated Circuit (IC) supports poly-phase measuring for 7 channels with high precision estimation of parameters such as RMS value, crest factor, harmonics, interharmonics, total harmonics distortion, angle, unbalance, active power, apparent power, and instantaneous frequency. There is also a Real Time Clock (RTC) that enables system synchronization, predicted in the standards to perform phasor measurement. The main focus of this paper is describing the digital signal processing blocks of the proposed IC. The designed ASIC was produced using TowerJazz 180nm CMOS technology. Multiple clocks are used to reduce area (by optimizing single port memories), enable faster external communication, and reduce power consumption.\",\"PeriodicalId\":424006,\"journal\":{\"name\":\"2015 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-05-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/I2MTC.2015.7151300\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/I2MTC.2015.7151300","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

电能质量低可能会导致工业、企业和住宅电网出现严重问题。在最常见的问题中,人们可以提到设备寿命的缩短,保护装置的误激活以及电气和热损耗的增加。考虑到这一点,监测给定设施的电能质量是非常重要的。本文介绍了用于电能质量测量的定制专用集成电路(ASIC)的体系结构。数字信号处理测量基于IEC标准(61000-4- 30,61000 -4-7和61000-4-15 a类)。该集成电路支持7通道多相测量,可高精度估计有效值、波峰因数、谐波、间谐波、总谐波失真、角度、不平衡、有功功率、视在功率和瞬时频率等参数。还有一个实时时钟(RTC),使系统同步,在标准中预测执行相量测量。本文的主要重点是描述所提出的集成电路的数字信号处理模块。所设计的ASIC采用TowerJazz 180nm CMOS技术生产。多时钟用于减少面积(通过优化单端口存储器),实现更快的外部通信,并降低功耗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Dedicated hardware implementation of a high precision power quality meter
Low power quality may cause serious problems in industrial, corporative and residential electrical networks. Among the most common problems one can mention the reduction of equipment lifetime, false activation of protection devices and electrical and thermal losses increase. Considering this, it is very important to monitor the power quality of a given facility. This paper describes the architecture of custom application-specific integrated circuit (ASIC) for power quality measurement. The digital signal processing measurements are based on IEC standards (61000-4-30, 61000-4-7, and 61000-4-15 class-A). The proposed Integrated Circuit (IC) supports poly-phase measuring for 7 channels with high precision estimation of parameters such as RMS value, crest factor, harmonics, interharmonics, total harmonics distortion, angle, unbalance, active power, apparent power, and instantaneous frequency. There is also a Real Time Clock (RTC) that enables system synchronization, predicted in the standards to perform phasor measurement. The main focus of this paper is describing the digital signal processing blocks of the proposed IC. The designed ASIC was produced using TowerJazz 180nm CMOS technology. Multiple clocks are used to reduce area (by optimizing single port memories), enable faster external communication, and reduce power consumption.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信