{"title":"fsr—公平交换架构","authors":"T. Pyssysalo, P. Raatikainen, Juha Zidbeck","doi":"10.1109/EMWRTS.1995.514301","DOIUrl":null,"url":null,"abstract":"The paper introduces a high speed interconnection network, the Frame Synchronized Ring (FSR), for use in broadband switching applications. The structure as well as the performance of the switching architecture are described and followed by deadlock and fairness analysis. Fair and deadlock free performance is analysed and proved by a predicate/transition net analysis tool, PROD. Finally, an example construction of an FSR based ATM switch is presented including some performance figures. Another example presents the FSR as a real time video switch, that switches and multiplexes several digitized video signals simultaneously with other high bit rate data connections.","PeriodicalId":156501,"journal":{"name":"Proceedings Seventh Euromicro Workshop on Real-Time Systems","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"FSR-a fair switching architecture\",\"authors\":\"T. Pyssysalo, P. Raatikainen, Juha Zidbeck\",\"doi\":\"10.1109/EMWRTS.1995.514301\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper introduces a high speed interconnection network, the Frame Synchronized Ring (FSR), for use in broadband switching applications. The structure as well as the performance of the switching architecture are described and followed by deadlock and fairness analysis. Fair and deadlock free performance is analysed and proved by a predicate/transition net analysis tool, PROD. Finally, an example construction of an FSR based ATM switch is presented including some performance figures. Another example presents the FSR as a real time video switch, that switches and multiplexes several digitized video signals simultaneously with other high bit rate data connections.\",\"PeriodicalId\":156501,\"journal\":{\"name\":\"Proceedings Seventh Euromicro Workshop on Real-Time Systems\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-06-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Seventh Euromicro Workshop on Real-Time Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EMWRTS.1995.514301\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Seventh Euromicro Workshop on Real-Time Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EMWRTS.1995.514301","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The paper introduces a high speed interconnection network, the Frame Synchronized Ring (FSR), for use in broadband switching applications. The structure as well as the performance of the switching architecture are described and followed by deadlock and fairness analysis. Fair and deadlock free performance is analysed and proved by a predicate/transition net analysis tool, PROD. Finally, an example construction of an FSR based ATM switch is presented including some performance figures. Another example presents the FSR as a real time video switch, that switches and multiplexes several digitized video signals simultaneously with other high bit rate data connections.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
