T-DMB移动电视SoC调谐器,体积小,功耗低,BoM采用65nm CMOS

Jeonghoon Lee, Shinil Chang, Jaehwan Lee, Jisun Ryu, Kihyeok Ha, Yongchang Choi, Young-Hwa Kim, Sanghyun Hwang, Hongju Song, Kiwon Choi, Sangyoub Lee
{"title":"T-DMB移动电视SoC调谐器,体积小,功耗低,BoM采用65nm CMOS","authors":"Jeonghoon Lee, Shinil Chang, Jaehwan Lee, Jisun Ryu, Kihyeok Ha, Yongchang Choi, Young-Hwa Kim, Sanghyun Hwang, Hongju Song, Kiwon Choi, Sangyoub Lee","doi":"10.1109/RFIC.2013.6569628","DOIUrl":null,"url":null,"abstract":"Summary form only given. This paper presents a direct conversion Korean standard T-DMB SoC tuner using a 65nm low power CMOS technology with the best feature of size, power and BoM ever reported. A digital F/E enhanced function is implemented to reduce analog signal processing empowered by oversampled A/D converter, digital channel selection filter and lots of digital calibration blocks. And the designed LNA excludes all required inductors. Thus high voltage gain and low current consumption are achieved due to their high Q factor. A single-to-differential signaling down-conversion mixer is also announced which has well balanced output characteristic. A DC/DC converter is adopted as well for the further low power consuming. The tunable clock frequency scheme of DC/DC buck converter can prevent a degradation of sensitivity performances which is planed value to escape the channel center frequency. This reported SoC tuner consumes only 28mA at maximum gain mode. And -103.5dBm of sensitivity and 48dBc of N±1 adjacent-channel selectivity are achieved also with only 5 external LC components. This SoC occupies 2.5×2.5mm2 die and WLCSP chip size.","PeriodicalId":203521,"journal":{"name":"2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A T-DMB mobile TV SoC tuner with compact size, low power and BoM in 65nm CMOS\",\"authors\":\"Jeonghoon Lee, Shinil Chang, Jaehwan Lee, Jisun Ryu, Kihyeok Ha, Yongchang Choi, Young-Hwa Kim, Sanghyun Hwang, Hongju Song, Kiwon Choi, Sangyoub Lee\",\"doi\":\"10.1109/RFIC.2013.6569628\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Summary form only given. This paper presents a direct conversion Korean standard T-DMB SoC tuner using a 65nm low power CMOS technology with the best feature of size, power and BoM ever reported. A digital F/E enhanced function is implemented to reduce analog signal processing empowered by oversampled A/D converter, digital channel selection filter and lots of digital calibration blocks. And the designed LNA excludes all required inductors. Thus high voltage gain and low current consumption are achieved due to their high Q factor. A single-to-differential signaling down-conversion mixer is also announced which has well balanced output characteristic. A DC/DC converter is adopted as well for the further low power consuming. The tunable clock frequency scheme of DC/DC buck converter can prevent a degradation of sensitivity performances which is planed value to escape the channel center frequency. This reported SoC tuner consumes only 28mA at maximum gain mode. And -103.5dBm of sensitivity and 48dBc of N±1 adjacent-channel selectivity are achieved also with only 5 external LC components. This SoC occupies 2.5×2.5mm2 die and WLCSP chip size.\",\"PeriodicalId\":203521,\"journal\":{\"name\":\"2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2013.6569628\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2013.6569628","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

只提供摘要形式。本文介绍了一种采用65nm低功耗CMOS技术的直接转换韩国标准T-DMB SoC调谐器,具有迄今为止报道的最佳尺寸,功耗和BoM特性。通过过采样A/D转换器、数字通道选择滤波器和大量数字校准块,实现了数字F/E增强功能,以减少模拟信号处理。设计的LNA不包括所有必需的电感。因此,高电压增益和低电流消耗是实现由于他们的高Q因子。单差分信号下变频混频器具有良好的平衡输出特性。为了进一步降低功耗,还采用了DC/DC变换器。DC/DC降压变换器的时钟频率可调方案可以防止其灵敏度性能因计划值而偏离通道中心频率而下降。该报告的SoC调谐器在最大增益模式下仅消耗28mA。仅用5个外部LC元件就可实现-103.5dBm的灵敏度和48dBc的N±1邻接通道选择性。该SoC占用2.5×2.5mm2芯片和WLCSP芯片尺寸。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A T-DMB mobile TV SoC tuner with compact size, low power and BoM in 65nm CMOS
Summary form only given. This paper presents a direct conversion Korean standard T-DMB SoC tuner using a 65nm low power CMOS technology with the best feature of size, power and BoM ever reported. A digital F/E enhanced function is implemented to reduce analog signal processing empowered by oversampled A/D converter, digital channel selection filter and lots of digital calibration blocks. And the designed LNA excludes all required inductors. Thus high voltage gain and low current consumption are achieved due to their high Q factor. A single-to-differential signaling down-conversion mixer is also announced which has well balanced output characteristic. A DC/DC converter is adopted as well for the further low power consuming. The tunable clock frequency scheme of DC/DC buck converter can prevent a degradation of sensitivity performances which is planed value to escape the channel center frequency. This reported SoC tuner consumes only 28mA at maximum gain mode. And -103.5dBm of sensitivity and 48dBc of N±1 adjacent-channel selectivity are achieved also with only 5 external LC components. This SoC occupies 2.5×2.5mm2 die and WLCSP chip size.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信