采用0.13μm SiGe BiCMOS技术的160 GBaud PAM-4模拟复用器

Chao Guo, Yingmei Chen, Y. Chen, Wentian Fan, En Zhu, Zhengfei Hu
{"title":"采用0.13μm SiGe BiCMOS技术的160 GBaud PAM-4模拟复用器","authors":"Chao Guo, Yingmei Chen, Y. Chen, Wentian Fan, En Zhu, Zhengfei Hu","doi":"10.1109/ASSP57481.2022.00012","DOIUrl":null,"url":null,"abstract":"This article presents a 2:1 analog multiplexer (AMUX) for a digital preprocessed analog-multiplexed digital-to-analog converter (DP-AM-DAC) in optical transmitter, which can generate a 160 GBaud (320 Gb/s) four-level pulse-amplitude modulation (PAM-4) signal. The AMUX was designed in 0.13μm BiCMOS technology that contains bipolar devices based on SiGe:C NPN-heterojunction bipolar transistor's (HBT's) with up to 300 GHz transient frequency and 500 GHz oscillation frequency. The AMUX with fully differential configurations, consisting of two data input buffers, a three-stage polyphase filter, two clock input buffers, an AMUX core, and an output buffer, occupies an area of 1.143×1.078 mm2 and consumes 1.52-W from 5 V and 6 V supplies. This AMUX could meet the requirements of the 160 GBaud class systems by using the SiGe BiCMOS technology that has low cost and can be integrated with CMOS compared with the InP HBT-designed AMUX.","PeriodicalId":177232,"journal":{"name":"2022 3rd Asia Symposium on Signal Processing (ASSP)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 160 GBaud PAM-4 Analog Multiplexer in 0.13μm SiGe BiCMOS technology\",\"authors\":\"Chao Guo, Yingmei Chen, Y. Chen, Wentian Fan, En Zhu, Zhengfei Hu\",\"doi\":\"10.1109/ASSP57481.2022.00012\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article presents a 2:1 analog multiplexer (AMUX) for a digital preprocessed analog-multiplexed digital-to-analog converter (DP-AM-DAC) in optical transmitter, which can generate a 160 GBaud (320 Gb/s) four-level pulse-amplitude modulation (PAM-4) signal. The AMUX was designed in 0.13μm BiCMOS technology that contains bipolar devices based on SiGe:C NPN-heterojunction bipolar transistor's (HBT's) with up to 300 GHz transient frequency and 500 GHz oscillation frequency. The AMUX with fully differential configurations, consisting of two data input buffers, a three-stage polyphase filter, two clock input buffers, an AMUX core, and an output buffer, occupies an area of 1.143×1.078 mm2 and consumes 1.52-W from 5 V and 6 V supplies. This AMUX could meet the requirements of the 160 GBaud class systems by using the SiGe BiCMOS technology that has low cost and can be integrated with CMOS compared with the InP HBT-designed AMUX.\",\"PeriodicalId\":177232,\"journal\":{\"name\":\"2022 3rd Asia Symposium on Signal Processing (ASSP)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 3rd Asia Symposium on Signal Processing (ASSP)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSP57481.2022.00012\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 3rd Asia Symposium on Signal Processing (ASSP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSP57481.2022.00012","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种用于光发射机中数字预处理模拟多路数模转换器(DP-AM-DAC)的2:1模拟多路复用器(AMUX),它可以产生160 GBaud (320 Gb/s)四电平脉冲幅度调制(PAM-4)信号。AMUX采用0.13μm BiCMOS技术设计,包含基于SiGe:C npn -异质结双极晶体管(HBT)的双极器件,瞬态频率高达300 GHz,振荡频率高达500 GHz。AMUX采用全差分配置,由两个数据输入缓冲器、一个三级多相滤波器、两个时钟输入缓冲器、一个AMUX核心和一个输出缓冲器组成,占地面积为1.143×1.078 mm2, 5v和6v电源消耗1.52 w。与InP hpt设计的AMUX相比,该AMUX采用SiGe BiCMOS技术,成本低,可与CMOS集成,可以满足160 GBaud级系统的要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 160 GBaud PAM-4 Analog Multiplexer in 0.13μm SiGe BiCMOS technology
This article presents a 2:1 analog multiplexer (AMUX) for a digital preprocessed analog-multiplexed digital-to-analog converter (DP-AM-DAC) in optical transmitter, which can generate a 160 GBaud (320 Gb/s) four-level pulse-amplitude modulation (PAM-4) signal. The AMUX was designed in 0.13μm BiCMOS technology that contains bipolar devices based on SiGe:C NPN-heterojunction bipolar transistor's (HBT's) with up to 300 GHz transient frequency and 500 GHz oscillation frequency. The AMUX with fully differential configurations, consisting of two data input buffers, a three-stage polyphase filter, two clock input buffers, an AMUX core, and an output buffer, occupies an area of 1.143×1.078 mm2 and consumes 1.52-W from 5 V and 6 V supplies. This AMUX could meet the requirements of the 160 GBaud class systems by using the SiGe BiCMOS technology that has low cost and can be integrated with CMOS compared with the InP HBT-designed AMUX.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信