6位CMOS数字射频存储器的设计

Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991 Pub Date : 1991-05-20 DOI:10.1109/NAECON.1991.165727

G. Kranz, M. Mehalic

{"title":"6位CMOS数字射频存储器的设计","authors":"G. Kranz, M. Mehalic","doi":"10.1109/NAECON.1991.165727","DOIUrl":null,"url":null,"abstract":"The authors describe the implementation of a digital radio frequency memory (DRFM) on a single integrated circuit. A VHSIC Hardware Description Language (VHDL) model of the DRFM was completed and used to design the VLSI components of the DRFM architecture. The model performed the specified time and frequency shift functions. A DRFM, with a 1 K memory, a control unit, and a digital single-sideband modulator (DSSM) has been placed onto a silicon single chip layout design.<<ETX>>","PeriodicalId":247766,"journal":{"name":"Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design of a 6-bit CMOS digital radio frequency memory\",\"authors\":\"G. Kranz, M. Mehalic\",\"doi\":\"10.1109/NAECON.1991.165727\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors describe the implementation of a digital radio frequency memory (DRFM) on a single integrated circuit. A VHSIC Hardware Description Language (VHDL) model of the DRFM was completed and used to design the VLSI components of the DRFM architecture. The model performed the specified time and frequency shift functions. A DRFM, with a 1 K memory, a control unit, and a digital single-sideband modulator (DSSM) has been placed onto a silicon single chip layout design.<<ETX>>\",\"PeriodicalId\":247766,\"journal\":{\"name\":\"Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1991-05-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NAECON.1991.165727\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAECON.1991.165727","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

介绍了在单集成电路上实现数字射频存储器(DRFM)的方法。完成了DRFM的VHSIC硬件描述语言(VHDL)模型，并用于DRFM体系结构的VLSI组件的设计。该模型执行指定的时移和频移函数。具有1k内存、控制单元和数字单边带调制器(DSSM)的DRFM已放置在硅单芯片布局设计上。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Design of a 6-bit CMOS digital radio frequency memory

The authors describe the implementation of a digital radio frequency memory (DRFM) on a single integrated circuit. A VHSIC Hardware Description Language (VHDL) model of the DRFM was completed and used to design the VLSI components of the DRFM architecture. The model performed the specified time and frequency shift functions. A DRFM, with a 1 K memory, a control unit, and a digital single-sideband modulator (DSSM) has been placed onto a silicon single chip layout design.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the IEEE 1991 National Aerospace and Electronics Conference NAECON 1991

自引率

0.00%

发文量