基于fpga设计的高效小波图像编码器

IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. Pub Date : 1900-01-01 DOI:10.1109/SIPS.2005.1579946

M. Lanuzza, S. Perri, P. Corsonello, G. Cocorullo

{"title":"基于fpga设计的高效小波图像编码器","authors":"M. Lanuzza, S. Perri, P. Corsonello, G. Cocorullo","doi":"10.1109/SIPS.2005.1579946","DOIUrl":null,"url":null,"abstract":"This paper presents the design of a new wavelet-based encoder suitable for fast and low-power image and video compression. The proposed circuit is based on a modified version of the No List SPIHT algorithm. When realized using a XILINX Virtex XC2V1000 device, the new encoder requires only 3.4 ms to perform lossless image compression on a 128/spl times/128 16-bit discrete wavelet transformed image. It uses 392 slices, /spl sim/15 KB of RAM memory and dissipates just 8.2 mW/MHz.","PeriodicalId":436123,"journal":{"name":"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"An efficient wavelet image encoder for FPGA-based designs\",\"authors\":\"M. Lanuzza, S. Perri, P. Corsonello, G. Cocorullo\",\"doi\":\"10.1109/SIPS.2005.1579946\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design of a new wavelet-based encoder suitable for fast and low-power image and video compression. The proposed circuit is based on a modified version of the No List SPIHT algorithm. When realized using a XILINX Virtex XC2V1000 device, the new encoder requires only 3.4 ms to perform lossless image compression on a 128/spl times/128 16-bit discrete wavelet transformed image. It uses 392 slices, /spl sim/15 KB of RAM memory and dissipates just 8.2 mW/MHz.\",\"PeriodicalId\":436123,\"journal\":{\"name\":\"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIPS.2005.1579946\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIPS.2005.1579946","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 8

摘要

本文设计了一种新的小波编码器，适用于快速、低功耗的图像和视频压缩。所提出的电路是基于无列表SPIHT算法的改进版本。当使用XILINX Virtex XC2V1000设备实现时，新的编码器只需要3.4 ms就可以对128/spl次/128 16位离散小波变换图像进行无损压缩。它使用392片，/spl sim/15 KB RAM内存，功耗仅为8.2 mW/MHz。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

An efficient wavelet image encoder for FPGA-based designs

This paper presents the design of a new wavelet-based encoder suitable for fast and low-power image and video compression. The proposed circuit is based on a modified version of the No List SPIHT algorithm. When realized using a XILINX Virtex XC2V1000 device, the new encoder requires only 3.4 ms to perform lossless image compression on a 128/spl times/128 16-bit discrete wavelet transformed image. It uses 392 slices, /spl sim/15 KB of RAM memory and dissipates just 8.2 mW/MHz.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.

自引率

0.00%

发文量