{"title":"用于便携式工作站的RISC微处理器的ASIC实现","authors":"Seung Ho Lee, B. Y. Choi, M. Lee","doi":"10.1109/TENCON.1995.496446","DOIUrl":null,"url":null,"abstract":"This paper describes the HDL based design of a RISC microprocessor for portable workstation which especially requires both cost effectiveness and highly integrated functions. Based on 0.6 /spl mu/m TLM CMOS technology, this chip includes IU, MMU/CC, bus controller, and address translation memory in a 1.1 cm/sup 2/ die size, and operates at 45 MHz. Both fast design time and the easiness of full functional verification could be feasible with standard cell based design methodology and pseudo system modelling.","PeriodicalId":425138,"journal":{"name":"1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-11-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"ASIC implementation of a RISC microprocessor for portable workstation\",\"authors\":\"Seung Ho Lee, B. Y. Choi, M. Lee\",\"doi\":\"10.1109/TENCON.1995.496446\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the HDL based design of a RISC microprocessor for portable workstation which especially requires both cost effectiveness and highly integrated functions. Based on 0.6 /spl mu/m TLM CMOS technology, this chip includes IU, MMU/CC, bus controller, and address translation memory in a 1.1 cm/sup 2/ die size, and operates at 45 MHz. Both fast design time and the easiness of full functional verification could be feasible with standard cell based design methodology and pseudo system modelling.\",\"PeriodicalId\":425138,\"journal\":{\"name\":\"1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings\",\"volume\":\"37 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-11-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TENCON.1995.496446\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TENCON.1995.496446","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
ASIC implementation of a RISC microprocessor for portable workstation
This paper describes the HDL based design of a RISC microprocessor for portable workstation which especially requires both cost effectiveness and highly integrated functions. Based on 0.6 /spl mu/m TLM CMOS technology, this chip includes IU, MMU/CC, bus controller, and address translation memory in a 1.1 cm/sup 2/ die size, and operates at 45 MHz. Both fast design time and the easiness of full functional verification could be feasible with standard cell based design methodology and pseudo system modelling.