50MHz环形超声换能器实时数字波束形成器的设计

P. Cao, K. Shung, N. Karkhanis, Wohsing Chen
{"title":"50MHz环形超声换能器实时数字波束形成器的设计","authors":"P. Cao, K. Shung, N. Karkhanis, Wohsing Chen","doi":"10.1109/ULTSYM.2002.1192604","DOIUrl":null,"url":null,"abstract":"A Field Programmable Gate Array (FPGA) based real time beamformer was developed for a six-ring annular array ultrasound transducer. Six analog to digital converters (AD9054, Analog Devices Inc.) were used to digitized the echoes at 200MHz. A Xilinx Virtex E FPGA chip which works at a 200MHz clock was used to delay the digitized echoes for beamforming. The delay for each channel was accomplished in two steps. A programmable FIFO was used for the delays of integer multiples of the clock period, a 4-tap Fractional Delay (FD) FIR filter was used for the delays less than one clock period. A high speed Cypress FIFO was used to transfer the summed beam to a DSP microprocessor (ADSP21065L). The DSP microprocessor completes envelope detection, imaging processing and transfers the image data to a computer for display through a PCI bus I/O card (PCI6534, National Instruments). The source codes for FPGA were written in VHDL language and schematic capture. A lookup table method based multiplier was designed to improve the speed of algorithm. The whole beamformer was designed in a pipeline structure; it is capable of working at 240MHz clock frequency after implemented in ISE Foundation 4.2i (Xilinx Inc). Using a Gaussian modulated sinusoidal pulse, with a 50MHz center frequency and a 50% bandwidth, the Matlab simulation study shows that the FD filter gave a maximal error of 11.2% in amplitude from the ideal waveform, and a 0.3% maximum mean square error when the required delay was 0.2 of the clock period.","PeriodicalId":378705,"journal":{"name":"2002 IEEE Ultrasonics Symposium, 2002. Proceedings.","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-10-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"Design of a real time digital beamformer for a 50MHz annular array ultrasound transducer\",\"authors\":\"P. Cao, K. Shung, N. Karkhanis, Wohsing Chen\",\"doi\":\"10.1109/ULTSYM.2002.1192604\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A Field Programmable Gate Array (FPGA) based real time beamformer was developed for a six-ring annular array ultrasound transducer. Six analog to digital converters (AD9054, Analog Devices Inc.) were used to digitized the echoes at 200MHz. A Xilinx Virtex E FPGA chip which works at a 200MHz clock was used to delay the digitized echoes for beamforming. The delay for each channel was accomplished in two steps. A programmable FIFO was used for the delays of integer multiples of the clock period, a 4-tap Fractional Delay (FD) FIR filter was used for the delays less than one clock period. A high speed Cypress FIFO was used to transfer the summed beam to a DSP microprocessor (ADSP21065L). The DSP microprocessor completes envelope detection, imaging processing and transfers the image data to a computer for display through a PCI bus I/O card (PCI6534, National Instruments). The source codes for FPGA were written in VHDL language and schematic capture. A lookup table method based multiplier was designed to improve the speed of algorithm. The whole beamformer was designed in a pipeline structure; it is capable of working at 240MHz clock frequency after implemented in ISE Foundation 4.2i (Xilinx Inc). Using a Gaussian modulated sinusoidal pulse, with a 50MHz center frequency and a 50% bandwidth, the Matlab simulation study shows that the FD filter gave a maximal error of 11.2% in amplitude from the ideal waveform, and a 0.3% maximum mean square error when the required delay was 0.2 of the clock period.\",\"PeriodicalId\":378705,\"journal\":{\"name\":\"2002 IEEE Ultrasonics Symposium, 2002. Proceedings.\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-10-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 IEEE Ultrasonics Symposium, 2002. Proceedings.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ULTSYM.2002.1192604\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE Ultrasonics Symposium, 2002. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ULTSYM.2002.1192604","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

摘要

针对六环环形超声换能器,研制了一种基于现场可编程门阵列(FPGA)的实时波束形成器。使用六个模数转换器(AD9054, analog Devices Inc.)对200MHz的回波进行数字化处理。采用工作频率为200MHz的Xilinx Virtex E FPGA芯片对数字化回波进行延迟,实现波束形成。每个通道的延迟分两个步骤完成。可编程FIFO用于时钟周期整数倍的延迟,4分路分数阶延迟(FD) FIR滤波器用于小于一个时钟周期的延迟。采用高速Cypress FIFO将求和光束传输到DSP微处理器(ADSP21065L)。DSP微处理器完成包络检测、成像处理,并通过PCI总线I/O卡(PCI6534, National Instruments)将图像数据传输到计算机显示。用VHDL语言编写了FPGA的源代码,并进行了原理图捕获。为了提高算法的速度,设计了一种基于查找表法的乘法器。整个波束形成器采用管道结构设计;在ISE Foundation 4.2i (Xilinx Inc .)中实现后,它能够在240MHz时钟频率下工作。采用高斯调制正弦脉冲,中心频率为50MHz,带宽为50%,Matlab仿真研究表明,当所需延迟为时钟周期的0.2时,FD滤波器与理想波形的幅值最大误差为11.2%,均方误差最大为0.3%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design of a real time digital beamformer for a 50MHz annular array ultrasound transducer
A Field Programmable Gate Array (FPGA) based real time beamformer was developed for a six-ring annular array ultrasound transducer. Six analog to digital converters (AD9054, Analog Devices Inc.) were used to digitized the echoes at 200MHz. A Xilinx Virtex E FPGA chip which works at a 200MHz clock was used to delay the digitized echoes for beamforming. The delay for each channel was accomplished in two steps. A programmable FIFO was used for the delays of integer multiples of the clock period, a 4-tap Fractional Delay (FD) FIR filter was used for the delays less than one clock period. A high speed Cypress FIFO was used to transfer the summed beam to a DSP microprocessor (ADSP21065L). The DSP microprocessor completes envelope detection, imaging processing and transfers the image data to a computer for display through a PCI bus I/O card (PCI6534, National Instruments). The source codes for FPGA were written in VHDL language and schematic capture. A lookup table method based multiplier was designed to improve the speed of algorithm. The whole beamformer was designed in a pipeline structure; it is capable of working at 240MHz clock frequency after implemented in ISE Foundation 4.2i (Xilinx Inc). Using a Gaussian modulated sinusoidal pulse, with a 50MHz center frequency and a 50% bandwidth, the Matlab simulation study shows that the FD filter gave a maximal error of 11.2% in amplitude from the ideal waveform, and a 0.3% maximum mean square error when the required delay was 0.2 of the clock period.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信