通用串行总线供电系统中高效降压变换器的动态自举电压技术

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-12-23 DOI:10.1109/ASSCC.2013.6691008

Wei-Chung Chen, Ke-Horng Chen, Chinder Wey, Ying-Hsi Lin, Tsung-Yen Tsai, Chen-Chih Huang, Chao-Cheng Lee

{"title":"通用串行总线供电系统中高效降压变换器的动态自举电压技术","authors":"Wei-Chung Chen, Ke-Horng Chen, Chinder Wey, Ying-Hsi Lin, Tsung-Yen Tsai, Chen-Chih Huang, Chao-Cheng Lee","doi":"10.1109/ASSCC.2013.6691008","DOIUrl":null,"url":null,"abstract":"For high power universal serial bus (USB) devices, the dynamic bootstrap voltage (DBV) technique is proposed to keep high efficiency over a wide load range, including light and heavy loads. Besides, the silicon area of power management of the system-on-a-chip (Soc) can be effectively reduced to 50% of conventional design with P-type high-side power MOSFET. The test chip fabricated in 0.25μm CMOS process shows 92% peak efficiency from 1mA to 1A. The maximum driving current is higher than 3A with 88 % efficiency. Compared to that without the DBV technique, the efficiency is improved about 28%.","PeriodicalId":296544,"journal":{"name":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Dynamic bootstrap voltage technique for high efficiency buck converter in universal serial bus power device supplying system\",\"authors\":\"Wei-Chung Chen, Ke-Horng Chen, Chinder Wey, Ying-Hsi Lin, Tsung-Yen Tsai, Chen-Chih Huang, Chao-Cheng Lee\",\"doi\":\"10.1109/ASSCC.2013.6691008\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"For high power universal serial bus (USB) devices, the dynamic bootstrap voltage (DBV) technique is proposed to keep high efficiency over a wide load range, including light and heavy loads. Besides, the silicon area of power management of the system-on-a-chip (Soc) can be effectively reduced to 50% of conventional design with P-type high-side power MOSFET. The test chip fabricated in 0.25μm CMOS process shows 92% peak efficiency from 1mA to 1A. The maximum driving current is higher than 3A with 88 % efficiency. Compared to that without the DBV technique, the efficiency is improved about 28%.\",\"PeriodicalId\":296544,\"journal\":{\"name\":\"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2013.6691008\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2013.6691008","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

针对大功率通用串行总线(USB)器件，提出了动态自举电压(DBV)技术，以在包括轻负载和重负载在内的宽负载范围内保持高效率。此外，采用p型高侧功率MOSFET，可以有效地将系统级单片(Soc)电源管理的硅面积减少到传统设计的50%。采用0.25μm CMOS工艺制作的测试芯片在1mA到1A范围内的峰值效率为92%。最大驱动电流大于3A，效率88%。与没有DBV技术相比，效率提高了约28%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Dynamic bootstrap voltage technique for high efficiency buck converter in universal serial bus power device supplying system

For high power universal serial bus (USB) devices, the dynamic bootstrap voltage (DBV) technique is proposed to keep high efficiency over a wide load range, including light and heavy loads. Besides, the silicon area of power management of the system-on-a-chip (Soc) can be effectively reduced to 50% of conventional design with P-type high-side power MOSFET. The test chip fabricated in 0.25μm CMOS process shows 92% peak efficiency from 1mA to 1A. The maximum driving current is higher than 3A with 88 % efficiency. Compared to that without the DBV technique, the efficiency is improved about 28%.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)

自引率

0.00%

发文量