一种测量LOC封装中芯片与引线框架粘附性的方法

S. Ahmad, T. Jiang, W. Moden, C. Breen, J. Reeder
{"title":"一种测量LOC封装中芯片与引线框架粘附性的方法","authors":"S. Ahmad, T. Jiang, W. Moden, C. Breen, J. Reeder","doi":"10.1109/IEMT.1996.559772","DOIUrl":null,"url":null,"abstract":"Adequate die-to-leadframe adhesion is necessary for LOC package integrity during and after manufacturing process. Poor adhesion may result in a variety of defects such as die adhesion failure, marginal wire bond, broken wire, exposed wire at the surface of the plastic encapsulated package, and bent leads, ultimately leading to electrical failure [1,2]. In this paper, a technique to measure the adhesion of leadframes to electronic chips in LOC type packages is described. In this method, the leads on opposite sides of the die are pulled using a universal materials tester (e.g., Instron). We found that sample preparation and measurement equipment set-up were critical to the consistency and repeatability of the measurements. A comparison of measurements on packages bonded with three different materials is presented. Minimum bonding forces required for best yields were determined for these three types of chip-to-leadframe bonding materials. Using this information, we were able to rank materials with respect to their relative adhesion characteristics.","PeriodicalId":177653,"journal":{"name":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A method for the measurement of chip to leadframe adhesion in LOC packages\",\"authors\":\"S. Ahmad, T. Jiang, W. Moden, C. Breen, J. Reeder\",\"doi\":\"10.1109/IEMT.1996.559772\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Adequate die-to-leadframe adhesion is necessary for LOC package integrity during and after manufacturing process. Poor adhesion may result in a variety of defects such as die adhesion failure, marginal wire bond, broken wire, exposed wire at the surface of the plastic encapsulated package, and bent leads, ultimately leading to electrical failure [1,2]. In this paper, a technique to measure the adhesion of leadframes to electronic chips in LOC type packages is described. In this method, the leads on opposite sides of the die are pulled using a universal materials tester (e.g., Instron). We found that sample preparation and measurement equipment set-up were critical to the consistency and repeatability of the measurements. A comparison of measurements on packages bonded with three different materials is presented. Minimum bonding forces required for best yields were determined for these three types of chip-to-leadframe bonding materials. Using this information, we were able to rank materials with respect to their relative adhesion characteristics.\",\"PeriodicalId\":177653,\"journal\":{\"name\":\"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-10-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEMT.1996.559772\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1996.559772","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在制造过程中和之后,对于LOC封装的完整性来说,足够的模到引线框架的附着力是必要的。粘接不良可能导致模具粘接失效、边缘线粘结、断线、塑料封装表面露线、引线弯曲等多种缺陷,最终导致电气故障[1,2]。本文描述了一种测量LOC型封装中引线框与电子芯片粘附性的技术。在这种方法中,使用通用材料测试仪(如英斯特朗)拉拔模具两侧的引线。我们发现样品制备和测量设备的设置对测量的一致性和可重复性至关重要。介绍了用三种不同材料粘结包装的测量结果的比较。对于这三种类型的芯片-引线框架键合材料,确定了最佳产量所需的最小键合力。利用这些信息,我们能够根据材料的相对粘附特性对其进行排序。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A method for the measurement of chip to leadframe adhesion in LOC packages
Adequate die-to-leadframe adhesion is necessary for LOC package integrity during and after manufacturing process. Poor adhesion may result in a variety of defects such as die adhesion failure, marginal wire bond, broken wire, exposed wire at the surface of the plastic encapsulated package, and bent leads, ultimately leading to electrical failure [1,2]. In this paper, a technique to measure the adhesion of leadframes to electronic chips in LOC type packages is described. In this method, the leads on opposite sides of the die are pulled using a universal materials tester (e.g., Instron). We found that sample preparation and measurement equipment set-up were critical to the consistency and repeatability of the measurements. A comparison of measurements on packages bonded with three different materials is presented. Minimum bonding forces required for best yields were determined for these three types of chip-to-leadframe bonding materials. Using this information, we were able to rank materials with respect to their relative adhesion characteristics.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信