N. Aramaki, Y. Shimokawa, S. Kuno, T. Saitoh, H. Hashimoto
{"title":"一种高性能可编程逻辑控制器的新架构","authors":"N. Aramaki, Y. Shimokawa, S. Kuno, T. Saitoh, H. Hashimoto","doi":"10.1109/IECON.1997.671044","DOIUrl":null,"url":null,"abstract":"The authors developed an economical programmable logic controller (PLC) with high efficiency suitable for plant control systems. This PLC compose of several cards with various functions. The main processor card determines the efficiency of a PLC. Therefore a PLC's efficiency can be improved by upgrading the main processor card. Also, the main processor card constitutes nearly all the cost of a PLC. Therefore a PLC's cost could also be reduced by restructuring the main processor card. In a conventional main processor card, operations are entrusted to either microprocessing unit (MPU)-based processing or application specific integrated circuit (ASIC)-based processing. Main processor cards need architectural redesign in order to improve efficiency and to reduce cost simultaneously. The conventional ASIC-based processing is partially replaced by MPU-based processing, and the rest of the processing remains assigned to an ASIC, which serves as a control co-processor. The MPU and the co-processor share the tasks of control language processing and control operation that used to be performed collectively by the conventional ASIC. The new main processor card, consisting of an MPU and a co-processor, has faster processing speed, larger capacity and lower price than the conventional model, because of the functions of the co-processor, the MPU/co-processor configuration and task sharing between them. This new main processor card enabled the authors to develop a PLC that is more efficient and economical.","PeriodicalId":404447,"journal":{"name":"Proceedings of the IECON'97 23rd International Conference on Industrial Electronics, Control, and Instrumentation (Cat. No.97CH36066)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-11-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"26","resultStr":"{\"title\":\"A new architecture for high-performance programmable logic controller\",\"authors\":\"N. Aramaki, Y. Shimokawa, S. Kuno, T. Saitoh, H. Hashimoto\",\"doi\":\"10.1109/IECON.1997.671044\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors developed an economical programmable logic controller (PLC) with high efficiency suitable for plant control systems. This PLC compose of several cards with various functions. The main processor card determines the efficiency of a PLC. Therefore a PLC's efficiency can be improved by upgrading the main processor card. Also, the main processor card constitutes nearly all the cost of a PLC. Therefore a PLC's cost could also be reduced by restructuring the main processor card. In a conventional main processor card, operations are entrusted to either microprocessing unit (MPU)-based processing or application specific integrated circuit (ASIC)-based processing. Main processor cards need architectural redesign in order to improve efficiency and to reduce cost simultaneously. The conventional ASIC-based processing is partially replaced by MPU-based processing, and the rest of the processing remains assigned to an ASIC, which serves as a control co-processor. The MPU and the co-processor share the tasks of control language processing and control operation that used to be performed collectively by the conventional ASIC. The new main processor card, consisting of an MPU and a co-processor, has faster processing speed, larger capacity and lower price than the conventional model, because of the functions of the co-processor, the MPU/co-processor configuration and task sharing between them. This new main processor card enabled the authors to develop a PLC that is more efficient and economical.\",\"PeriodicalId\":404447,\"journal\":{\"name\":\"Proceedings of the IECON'97 23rd International Conference on Industrial Electronics, Control, and Instrumentation (Cat. No.97CH36066)\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-11-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"26\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IECON'97 23rd International Conference on Industrial Electronics, Control, and Instrumentation (Cat. No.97CH36066)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IECON.1997.671044\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IECON'97 23rd International Conference on Industrial Electronics, Control, and Instrumentation (Cat. No.97CH36066)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IECON.1997.671044","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A new architecture for high-performance programmable logic controller
The authors developed an economical programmable logic controller (PLC) with high efficiency suitable for plant control systems. This PLC compose of several cards with various functions. The main processor card determines the efficiency of a PLC. Therefore a PLC's efficiency can be improved by upgrading the main processor card. Also, the main processor card constitutes nearly all the cost of a PLC. Therefore a PLC's cost could also be reduced by restructuring the main processor card. In a conventional main processor card, operations are entrusted to either microprocessing unit (MPU)-based processing or application specific integrated circuit (ASIC)-based processing. Main processor cards need architectural redesign in order to improve efficiency and to reduce cost simultaneously. The conventional ASIC-based processing is partially replaced by MPU-based processing, and the rest of the processing remains assigned to an ASIC, which serves as a control co-processor. The MPU and the co-processor share the tasks of control language processing and control operation that used to be performed collectively by the conventional ASIC. The new main processor card, consisting of an MPU and a co-processor, has faster processing speed, larger capacity and lower price than the conventional model, because of the functions of the co-processor, the MPU/co-processor configuration and task sharing between them. This new main processor card enabled the authors to develop a PLC that is more efficient and economical.