基于FPGA的生物启发神经元模型的实现

M. Rossmann, B. Hesse, K. Goser, A. Buhlmeier, G. Manteuffel
{"title":"基于FPGA的生物启发神经元模型的实现","authors":"M. Rossmann, B. Hesse, K. Goser, A. Buhlmeier, G. Manteuffel","doi":"10.1109/MNNFS.1996.493810","DOIUrl":null,"url":null,"abstract":"This paper presents the implementation of a biologically inspired neuron-model. Learning is performed on-line in special synapses based on the biologically proved Hebbian learning algorithm. This algorithm is implemented on-chip allowing an architecture of autonomous neural units. The algorithm is transparent so connections between the neurons can easily be engineered. Due to their functionality and their flexibility only few neurons are needed to fulfil basic tasks. A parallel and a serial concept for an implementation in an FPGA (Field Programmable Gate-Array) are discussed. A prototype of the serial approach is developed in a XILINX FPGA series 3090. This solution has one excitatory, one inhibitory, two Hebbian synapses and one output operating with 8 bit resolution. The internal computation is performed at higher resolution to eliminate errors due to overflow. The Hebbian weights are stored at a precision of 19 bit for multiplication. The prototype works at a clock frequency of 5 MHz leading to an update rate of 333 kCUPS.","PeriodicalId":151891,"journal":{"name":"Proceedings of Fifth International Conference on Microelectronics for Neural Networks","volume":"72 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-02-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"Implementation of a biologically inspired neuron-model in FPGA\",\"authors\":\"M. Rossmann, B. Hesse, K. Goser, A. Buhlmeier, G. Manteuffel\",\"doi\":\"10.1109/MNNFS.1996.493810\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the implementation of a biologically inspired neuron-model. Learning is performed on-line in special synapses based on the biologically proved Hebbian learning algorithm. This algorithm is implemented on-chip allowing an architecture of autonomous neural units. The algorithm is transparent so connections between the neurons can easily be engineered. Due to their functionality and their flexibility only few neurons are needed to fulfil basic tasks. A parallel and a serial concept for an implementation in an FPGA (Field Programmable Gate-Array) are discussed. A prototype of the serial approach is developed in a XILINX FPGA series 3090. This solution has one excitatory, one inhibitory, two Hebbian synapses and one output operating with 8 bit resolution. The internal computation is performed at higher resolution to eliminate errors due to overflow. The Hebbian weights are stored at a precision of 19 bit for multiplication. The prototype works at a clock frequency of 5 MHz leading to an update rate of 333 kCUPS.\",\"PeriodicalId\":151891,\"journal\":{\"name\":\"Proceedings of Fifth International Conference on Microelectronics for Neural Networks\",\"volume\":\"72 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-02-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Fifth International Conference on Microelectronics for Neural Networks\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MNNFS.1996.493810\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Fifth International Conference on Microelectronics for Neural Networks","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MNNFS.1996.493810","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

摘要

本文提出了一个生物学启发神经元模型的实现。基于生物学证明的Hebbian学习算法,在特殊的突触中在线进行学习。该算法在芯片上实现,允许自主神经单元的架构。该算法是透明的,因此神经元之间的连接可以很容易地进行设计。由于它们的功能性和灵活性,只需要很少的神经元来完成基本任务。讨论了在FPGA(现场可编程门阵列)中实现并行和串行的概念。在XILINX系列3090 FPGA上开发了串行方法的原型。该解决方案具有一个兴奋性,一个抑制性,两个Hebbian突触和一个输出以8位分辨率操作。内部计算以更高的分辨率执行,以消除由于溢出引起的错误。Hebbian权重以19位的精度存储,用于乘法。该样机工作在5兆赫的时钟频率下,导致更新速率为333 kCUPS。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Implementation of a biologically inspired neuron-model in FPGA
This paper presents the implementation of a biologically inspired neuron-model. Learning is performed on-line in special synapses based on the biologically proved Hebbian learning algorithm. This algorithm is implemented on-chip allowing an architecture of autonomous neural units. The algorithm is transparent so connections between the neurons can easily be engineered. Due to their functionality and their flexibility only few neurons are needed to fulfil basic tasks. A parallel and a serial concept for an implementation in an FPGA (Field Programmable Gate-Array) are discussed. A prototype of the serial approach is developed in a XILINX FPGA series 3090. This solution has one excitatory, one inhibitory, two Hebbian synapses and one output operating with 8 bit resolution. The internal computation is performed at higher resolution to eliminate errors due to overflow. The Hebbian weights are stored at a precision of 19 bit for multiplication. The prototype works at a clock frequency of 5 MHz leading to an update rate of 333 kCUPS.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信