Meenali Janveja, Bikram Paul, G. Trivedi, Gonella Vijayakanthi, Astha Agrawal, J. Pidanic, Z. Nemec
{"title":"用于低功耗物联网应用的安全心电信号传输的高效AES架构设计","authors":"Meenali Janveja, Bikram Paul, G. Trivedi, Gonella Vijayakanthi, Astha Agrawal, J. Pidanic, Z. Nemec","doi":"10.1109/RADIOELEKTRONIKA49387.2020.9092417","DOIUrl":null,"url":null,"abstract":"Cryptography has an important role in securing information which has gained prominence due to the digitization. Exchange of sensitive personal data such as medical information tends to take place frequently throughout the globe; therefore, protecting data from unauthorized adversary access is imperative. Advanced encryption standard (AES) algorithm is one of the algorithms which is broadly employed because of its exemplary security and usage in extensive applications. This research proposes a modified folded pipelined architecture of an AES algorithm for resources constraint applications. The folding transformation controls the circuit functionalities by time-multiplexing operations to a single functional unit and reduces its area considerably. The proposed architecture is implemented using fewer resources, hence, improves area and the power requirements as compared to the conventional algorithm. The work presented in this paper is applicable for encrypting and decrypting personalized Electrocardiograph (ECG) signals for secure transmission. The architecture proposed in this paper reduces the area requirements by 83% and power by 96.8% enabling its hardware implementation more efficient than the conventional AES. Due to its low power and area requirements, the architecture presented in this paper can be used for portable Internet of things (IoT) applications as well.","PeriodicalId":131117,"journal":{"name":"2020 30th International Conference Radioelektronika (RADIOELEKTRONIKA)","volume":"60 1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Design of Efficient AES Architecture for Secure ECG Signal Transmission for Low-power IoT Applications\",\"authors\":\"Meenali Janveja, Bikram Paul, G. Trivedi, Gonella Vijayakanthi, Astha Agrawal, J. Pidanic, Z. Nemec\",\"doi\":\"10.1109/RADIOELEKTRONIKA49387.2020.9092417\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Cryptography has an important role in securing information which has gained prominence due to the digitization. Exchange of sensitive personal data such as medical information tends to take place frequently throughout the globe; therefore, protecting data from unauthorized adversary access is imperative. Advanced encryption standard (AES) algorithm is one of the algorithms which is broadly employed because of its exemplary security and usage in extensive applications. This research proposes a modified folded pipelined architecture of an AES algorithm for resources constraint applications. The folding transformation controls the circuit functionalities by time-multiplexing operations to a single functional unit and reduces its area considerably. The proposed architecture is implemented using fewer resources, hence, improves area and the power requirements as compared to the conventional algorithm. The work presented in this paper is applicable for encrypting and decrypting personalized Electrocardiograph (ECG) signals for secure transmission. The architecture proposed in this paper reduces the area requirements by 83% and power by 96.8% enabling its hardware implementation more efficient than the conventional AES. Due to its low power and area requirements, the architecture presented in this paper can be used for portable Internet of things (IoT) applications as well.\",\"PeriodicalId\":131117,\"journal\":{\"name\":\"2020 30th International Conference Radioelektronika (RADIOELEKTRONIKA)\",\"volume\":\"60 1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 30th International Conference Radioelektronika (RADIOELEKTRONIKA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RADIOELEKTRONIKA49387.2020.9092417\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 30th International Conference Radioelektronika (RADIOELEKTRONIKA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RADIOELEKTRONIKA49387.2020.9092417","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of Efficient AES Architecture for Secure ECG Signal Transmission for Low-power IoT Applications
Cryptography has an important role in securing information which has gained prominence due to the digitization. Exchange of sensitive personal data such as medical information tends to take place frequently throughout the globe; therefore, protecting data from unauthorized adversary access is imperative. Advanced encryption standard (AES) algorithm is one of the algorithms which is broadly employed because of its exemplary security and usage in extensive applications. This research proposes a modified folded pipelined architecture of an AES algorithm for resources constraint applications. The folding transformation controls the circuit functionalities by time-multiplexing operations to a single functional unit and reduces its area considerably. The proposed architecture is implemented using fewer resources, hence, improves area and the power requirements as compared to the conventional algorithm. The work presented in this paper is applicable for encrypting and decrypting personalized Electrocardiograph (ECG) signals for secure transmission. The architecture proposed in this paper reduces the area requirements by 83% and power by 96.8% enabling its hardware implementation more efficient than the conventional AES. Due to its low power and area requirements, the architecture presented in this paper can be used for portable Internet of things (IoT) applications as well.