Tomoyuki Furuichi, Nagahiro Yoshino, M. Motoyoshi, S. Kameda, N. Suematsu
{"title":"用于直接射频欠采样接收机的60ghz波段S/H CMOS集成电路","authors":"Tomoyuki Furuichi, Nagahiro Yoshino, M. Motoyoshi, S. Kameda, N. Suematsu","doi":"10.1109/RWS53089.2022.9719927","DOIUrl":null,"url":null,"abstract":"In this paper, a 60 GHz-band Sample and Hold (S/H) IC has been developed for a direct RF undersampling receiver. In millimeter-wave wireless systems such as IEEE 802.11ad, broadband characteristic (e.g. channel bandwidth of 2 GHz) is required. In this case, the minimum sampling frequency becomes 4 GHz and output buffer amplifier should have at least 2 GHz bandwidth. This S/H-IC can sample 60 GHz RF signal by 4 GHz clock and it works as a 30th order undersampling receiver. Since the parasitic capacitance of FET used in the 2 GHz bandwidth output buffer amplifier is almost same value as the hold capacitor, the hold capacitor can be removed in our design. This S/H-IC has been fabricated in a 65nm CMOS process. The fabricated IC together with 4 GHz ADC shows SNR of 20.2 dB (channel bandwidth of 2 GHz) and EVM of less than 5.5% for 64QAM.","PeriodicalId":113074,"journal":{"name":"2022 IEEE Radio and Wireless Symposium (RWS)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-01-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 60 GHz-band S/H CMOS IC for Direct RF Undersampling Receiver\",\"authors\":\"Tomoyuki Furuichi, Nagahiro Yoshino, M. Motoyoshi, S. Kameda, N. Suematsu\",\"doi\":\"10.1109/RWS53089.2022.9719927\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a 60 GHz-band Sample and Hold (S/H) IC has been developed for a direct RF undersampling receiver. In millimeter-wave wireless systems such as IEEE 802.11ad, broadband characteristic (e.g. channel bandwidth of 2 GHz) is required. In this case, the minimum sampling frequency becomes 4 GHz and output buffer amplifier should have at least 2 GHz bandwidth. This S/H-IC can sample 60 GHz RF signal by 4 GHz clock and it works as a 30th order undersampling receiver. Since the parasitic capacitance of FET used in the 2 GHz bandwidth output buffer amplifier is almost same value as the hold capacitor, the hold capacitor can be removed in our design. This S/H-IC has been fabricated in a 65nm CMOS process. The fabricated IC together with 4 GHz ADC shows SNR of 20.2 dB (channel bandwidth of 2 GHz) and EVM of less than 5.5% for 64QAM.\",\"PeriodicalId\":113074,\"journal\":{\"name\":\"2022 IEEE Radio and Wireless Symposium (RWS)\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-01-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Radio and Wireless Symposium (RWS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RWS53089.2022.9719927\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Radio and Wireless Symposium (RWS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RWS53089.2022.9719927","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 60 GHz-band S/H CMOS IC for Direct RF Undersampling Receiver
In this paper, a 60 GHz-band Sample and Hold (S/H) IC has been developed for a direct RF undersampling receiver. In millimeter-wave wireless systems such as IEEE 802.11ad, broadband characteristic (e.g. channel bandwidth of 2 GHz) is required. In this case, the minimum sampling frequency becomes 4 GHz and output buffer amplifier should have at least 2 GHz bandwidth. This S/H-IC can sample 60 GHz RF signal by 4 GHz clock and it works as a 30th order undersampling receiver. Since the parasitic capacitance of FET used in the 2 GHz bandwidth output buffer amplifier is almost same value as the hold capacitor, the hold capacitor can be removed in our design. This S/H-IC has been fabricated in a 65nm CMOS process. The fabricated IC together with 4 GHz ADC shows SNR of 20.2 dB (channel bandwidth of 2 GHz) and EVM of less than 5.5% for 64QAM.