用硬件模拟器执行真实程序来评估内存控制器中的规则

{"title":"用硬件模拟器执行真实程序来评估内存控制器中的规则","authors":"","doi":"10.1109/SBESC56799.2022.9964880","DOIUrl":null,"url":null,"abstract":"Electronic memories are subject to failure due to magnetic fields and radiation, causing temporary faults that can be mitigated by error correction codes. Evaluating the efficacy of these mechanisms in hardware can make the design more expensive, take a long prototyping time, and even lose time to market. Hardware simulators or emulators are often generic, requiring specific and specialized development to evaluate memory controllers. This work proposes Absimth to assess the computational system behavior in the presence of memory errors. Absimth is a hardware simulator focusing on memory controller data flow, allowing the creation and configuration of custom modules. The simulator aims to optimize the design of next-generation memory controller architectures, meeting fault tolerance requirements with fast validation before the hardware implementation phases.","PeriodicalId":130479,"journal":{"name":"2022 XII Brazilian Symposium on Computing Systems Engineering (SBESC)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-11-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Assessing Rules in Memory Controllers with Hardware Simulator Executing Real Programs\",\"authors\":\"\",\"doi\":\"10.1109/SBESC56799.2022.9964880\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Electronic memories are subject to failure due to magnetic fields and radiation, causing temporary faults that can be mitigated by error correction codes. Evaluating the efficacy of these mechanisms in hardware can make the design more expensive, take a long prototyping time, and even lose time to market. Hardware simulators or emulators are often generic, requiring specific and specialized development to evaluate memory controllers. This work proposes Absimth to assess the computational system behavior in the presence of memory errors. Absimth is a hardware simulator focusing on memory controller data flow, allowing the creation and configuration of custom modules. The simulator aims to optimize the design of next-generation memory controller architectures, meeting fault tolerance requirements with fast validation before the hardware implementation phases.\",\"PeriodicalId\":130479,\"journal\":{\"name\":\"2022 XII Brazilian Symposium on Computing Systems Engineering (SBESC)\",\"volume\":\"20 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-11-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 XII Brazilian Symposium on Computing Systems Engineering (SBESC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SBESC56799.2022.9964880\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 XII Brazilian Symposium on Computing Systems Engineering (SBESC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SBESC56799.2022.9964880","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

由于磁场和辐射,电子存储器容易失效,造成暂时的故障,可以通过纠错码来缓解。在硬件中评估这些机制的有效性可能会使设计成本更高,需要更长的原型制作时间,甚至会浪费投放市场的时间。硬件模拟器或模拟器通常是通用的,需要专门的开发来评估内存控制器。这项工作建议Absimth评估存在内存错误的计算系统行为。Absimth是一个专注于内存控制器数据流的硬件模拟器,允许创建和配置自定义模块。该模拟器旨在优化下一代存储控制器架构的设计,在硬件实现阶段之前通过快速验证满足容错要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Assessing Rules in Memory Controllers with Hardware Simulator Executing Real Programs
Electronic memories are subject to failure due to magnetic fields and radiation, causing temporary faults that can be mitigated by error correction codes. Evaluating the efficacy of these mechanisms in hardware can make the design more expensive, take a long prototyping time, and even lose time to market. Hardware simulators or emulators are often generic, requiring specific and specialized development to evaluate memory controllers. This work proposes Absimth to assess the computational system behavior in the presence of memory errors. Absimth is a hardware simulator focusing on memory controller data flow, allowing the creation and configuration of custom modules. The simulator aims to optimize the design of next-generation memory controller architectures, meeting fault tolerance requirements with fast validation before the hardware implementation phases.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信