双材料双栅无氧化堆结MOSFET在RFID存储单元实现中的影响分析

Dipanjan Sen, Savio Jay Sengupta, Subhashis Roy, Sudhabindu Ray, S. Sarkar
{"title":"双材料双栅无氧化堆结MOSFET在RFID存储单元实现中的影响分析","authors":"Dipanjan Sen, Savio Jay Sengupta, Subhashis Roy, Sudhabindu Ray, S. Sarkar","doi":"10.1109/DEVIC.2019.8783330","DOIUrl":null,"url":null,"abstract":"In this proposed article, a realization of RFID memory cell has been performed using Dual Material Double Gate Stack-Oxide Junction-Less MOSFET for high speed and low power application [1] in Sub-threshold regime. SNM, Power and Delay of the Memory Cell or SRAM circuit in different operating modes have been analyzed in depth. Dual Material Double Gate Oxide-Stack Junction-Less MOSFET (DMDGS-JLT) shows promising $\\mathrm{I}_\\mathrm{ON}/\\mathrm{I}_\\mathrm{OFF}$ ratio, less subthreshold swing and less Drain Induced Barrier Lowering or DIBL, in comparison with Double Gate Junction-Less MOSFET. So, proposed SRAM cell would be efficacious to offer less power dissipation and higher speed and a better Static Noise Margin. The impact of DMDGS-JLT in realizing RFID memory cell or SRAM has been studied in sub-threshold regime for ultra-low power tag design. Extensive simulations are performed using SILVACO ATLAS platform to validate the analyzed models. Besides, an optimum supply voltage range has been chosen to get an ultra-low power and higher speed of operation. DMDGS-JLT can be an alternative for ultra-low power Passive-RFID tag design, which results into greater time-span of the battery.","PeriodicalId":294095,"journal":{"name":"2019 Devices for Integrated Circuit (DevIC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Impact Analysis of Dual Material Double Gate Oxide-Stack Junction-Less MOSFET in RFID Memory Cell Realisation\",\"authors\":\"Dipanjan Sen, Savio Jay Sengupta, Subhashis Roy, Sudhabindu Ray, S. Sarkar\",\"doi\":\"10.1109/DEVIC.2019.8783330\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this proposed article, a realization of RFID memory cell has been performed using Dual Material Double Gate Stack-Oxide Junction-Less MOSFET for high speed and low power application [1] in Sub-threshold regime. SNM, Power and Delay of the Memory Cell or SRAM circuit in different operating modes have been analyzed in depth. Dual Material Double Gate Oxide-Stack Junction-Less MOSFET (DMDGS-JLT) shows promising $\\\\mathrm{I}_\\\\mathrm{ON}/\\\\mathrm{I}_\\\\mathrm{OFF}$ ratio, less subthreshold swing and less Drain Induced Barrier Lowering or DIBL, in comparison with Double Gate Junction-Less MOSFET. So, proposed SRAM cell would be efficacious to offer less power dissipation and higher speed and a better Static Noise Margin. The impact of DMDGS-JLT in realizing RFID memory cell or SRAM has been studied in sub-threshold regime for ultra-low power tag design. Extensive simulations are performed using SILVACO ATLAS platform to validate the analyzed models. Besides, an optimum supply voltage range has been chosen to get an ultra-low power and higher speed of operation. DMDGS-JLT can be an alternative for ultra-low power Passive-RFID tag design, which results into greater time-span of the battery.\",\"PeriodicalId\":294095,\"journal\":{\"name\":\"2019 Devices for Integrated Circuit (DevIC)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 Devices for Integrated Circuit (DevIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DEVIC.2019.8783330\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 Devices for Integrated Circuit (DevIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DEVIC.2019.8783330","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在本文中,采用双材料双栅堆叠无结MOSFET实现了RFID存储单元,用于亚阈值状态下的高速低功耗应用[1]。深入分析了SRAM电路在不同工作模式下的SNM、功率和时延。与双栅无结MOSFET相比,双材料双栅无氧化层结MOSFET (DMDGS-JLT)表现出良好的$\ mathm {I}_\ mathm {ON}/\ mathm {I}_\ mathm {OFF}$比值,更小的亚阈值摆幅和更少的漏极诱导势垒降低(DIBL)。因此,所提出的SRAM单元将有效地提供更低的功耗,更高的速度和更好的静态噪声裕度。在超低功耗标签设计的亚阈值条件下,研究了DMDGS-JLT对实现RFID存储单元或SRAM的影响。利用SILVACO ATLAS平台进行了大量的仿真,以验证分析的模型。此外,还选择了最佳的电源电压范围,以获得超低功耗和较高的运行速度。DMDGS-JLT可以作为超低功耗无源rfid标签设计的替代方案,从而延长电池的使用时间。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Impact Analysis of Dual Material Double Gate Oxide-Stack Junction-Less MOSFET in RFID Memory Cell Realisation
In this proposed article, a realization of RFID memory cell has been performed using Dual Material Double Gate Stack-Oxide Junction-Less MOSFET for high speed and low power application [1] in Sub-threshold regime. SNM, Power and Delay of the Memory Cell or SRAM circuit in different operating modes have been analyzed in depth. Dual Material Double Gate Oxide-Stack Junction-Less MOSFET (DMDGS-JLT) shows promising $\mathrm{I}_\mathrm{ON}/\mathrm{I}_\mathrm{OFF}$ ratio, less subthreshold swing and less Drain Induced Barrier Lowering or DIBL, in comparison with Double Gate Junction-Less MOSFET. So, proposed SRAM cell would be efficacious to offer less power dissipation and higher speed and a better Static Noise Margin. The impact of DMDGS-JLT in realizing RFID memory cell or SRAM has been studied in sub-threshold regime for ultra-low power tag design. Extensive simulations are performed using SILVACO ATLAS platform to validate the analyzed models. Besides, an optimum supply voltage range has been chosen to get an ultra-low power and higher speed of operation. DMDGS-JLT can be an alternative for ultra-low power Passive-RFID tag design, which results into greater time-span of the battery.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信