用于下一代家庭网络机顶盒的低成本SoC架构

2009 Digest of Technical Papers International Conference on Consumer Electronics Pub Date : 2009-05-29 DOI:10.1109/ICCE.2009.5012370

S. Ryan, A. Jones, R. Deaves

{"title":"用于下一代家庭网络机顶盒的低成本SoC架构","authors":"S. Ryan, A. Jones, R. Deaves","doi":"10.1109/ICCE.2009.5012370","DOIUrl":null,"url":null,"abstract":"This paper presents an SoC architecture which integrates 1500DMIPS of CPU processing resource and an optimized memory system in order to meet the high performance, low power and low cost requirements of next-generation set-top boxes.","PeriodicalId":154986,"journal":{"name":"2009 Digest of Technical Papers International Conference on Consumer Electronics","volume":"58 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A low-cost SoC architecture for the next-generation home-networked set-top box\",\"authors\":\"S. Ryan, A. Jones, R. Deaves\",\"doi\":\"10.1109/ICCE.2009.5012370\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an SoC architecture which integrates 1500DMIPS of CPU processing resource and an optimized memory system in order to meet the high performance, low power and low cost requirements of next-generation set-top boxes.\",\"PeriodicalId\":154986,\"journal\":{\"name\":\"2009 Digest of Technical Papers International Conference on Consumer Electronics\",\"volume\":\"58 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-05-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 Digest of Technical Papers International Conference on Consumer Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCE.2009.5012370\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Digest of Technical Papers International Conference on Consumer Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCE.2009.5012370","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

为了满足下一代机顶盒的高性能、低功耗、低成本要求，本文提出了一种集成了1500DMIPS CPU处理资源和优化存储系统的SoC架构。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A low-cost SoC architecture for the next-generation home-networked set-top box

This paper presents an SoC architecture which integrates 1500DMIPS of CPU processing resource and an optimized memory system in order to meet the high performance, low power and low cost requirements of next-generation set-top boxes.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2009 Digest of Technical Papers International Conference on Consumer Electronics

自引率

0.00%

发文量