基于ZMR材料的三维智能电机控制器的设计与制造

A. Mathewson
{"title":"基于ZMR材料的三维智能电机控制器的设计与制造","authors":"A. Mathewson","doi":"10.1109/SOI.1988.95437","DOIUrl":null,"url":null,"abstract":"It has been found, from the results of a design study carried out out on three-dimensional (3-D) SOI integration, that the expected improvements in speed and packing density over bulk technology are not large enough to make two-level 3-D viable in the context of VLSI circuits. However, the 3-D technique has been identified as having a major role in the area of mixed technology applications. The design and fabrication of a smart power-test-bed demonstration circuit, to evaluate the feasibility of this approach, are described. For this circuit a 50-70-V bulk DMOS power technology and a 3- mu m SOI CMOS controlling logic have been developed. To provide maximum design flexibility both of these technologies have been combined in a 3-D SOI gate array, suitable for semicustom interfacing and medium current/voltage driving applications. The evaluation circuit is configured as a 50-V/1-A stepper motor controller.<<ETX>>","PeriodicalId":391934,"journal":{"name":"Proceedings. SOS/SOI Technology Workshop","volume":"389 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1988-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"The design and fabrication of a 3D smart motor controller in ZMR material\",\"authors\":\"A. Mathewson\",\"doi\":\"10.1109/SOI.1988.95437\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"It has been found, from the results of a design study carried out out on three-dimensional (3-D) SOI integration, that the expected improvements in speed and packing density over bulk technology are not large enough to make two-level 3-D viable in the context of VLSI circuits. However, the 3-D technique has been identified as having a major role in the area of mixed technology applications. The design and fabrication of a smart power-test-bed demonstration circuit, to evaluate the feasibility of this approach, are described. For this circuit a 50-70-V bulk DMOS power technology and a 3- mu m SOI CMOS controlling logic have been developed. To provide maximum design flexibility both of these technologies have been combined in a 3-D SOI gate array, suitable for semicustom interfacing and medium current/voltage driving applications. The evaluation circuit is configured as a 50-V/1-A stepper motor controller.<<ETX>>\",\"PeriodicalId\":391934,\"journal\":{\"name\":\"Proceedings. SOS/SOI Technology Workshop\",\"volume\":\"389 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1988-10-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. SOS/SOI Technology Workshop\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOI.1988.95437\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. SOS/SOI Technology Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1988.95437","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

从对三维(3-D) SOI集成进行的设计研究结果中发现,在速度和封装密度方面的预期改进比批量技术还不够大,不足以使两级3-D在VLSI电路中可行。然而,三维技术已被确定为在混合技术应用领域具有重要作用。为了评估该方法的可行性,描述了智能电源试验台演示电路的设计和制作。该电路采用50-70 v的块体DMOS电源技术和3 μ m的SOI CMOS控制逻辑。为了提供最大的设计灵活性,这两种技术被结合在一个3-D SOI门阵列中,适用于半定制接口和中电流/电压驱动应用。评估电路配置为50v /1-A步进电机控制器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
The design and fabrication of a 3D smart motor controller in ZMR material
It has been found, from the results of a design study carried out out on three-dimensional (3-D) SOI integration, that the expected improvements in speed and packing density over bulk technology are not large enough to make two-level 3-D viable in the context of VLSI circuits. However, the 3-D technique has been identified as having a major role in the area of mixed technology applications. The design and fabrication of a smart power-test-bed demonstration circuit, to evaluate the feasibility of this approach, are described. For this circuit a 50-70-V bulk DMOS power technology and a 3- mu m SOI CMOS controlling logic have been developed. To provide maximum design flexibility both of these technologies have been combined in a 3-D SOI gate array, suitable for semicustom interfacing and medium current/voltage driving applications. The evaluation circuit is configured as a 50-V/1-A stepper motor controller.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信