Inhak Lee, Dongwook Seo, Yunrong Li, Mijoung Kim, Sangyeop Baeck
{"title":"4nm电压自动跟踪SRAM脉冲发生器与完全RC优化行自动跟踪写辅助电路","authors":"Inhak Lee, Dongwook Seo, Yunrong Li, Mijoung Kim, Sangyeop Baeck","doi":"10.1109/vlsitechnologyandcir46769.2022.9830456","DOIUrl":null,"url":null,"abstract":"Providing performance-and-power optimized SRAM compiler with wide a range of operating voltages and configurations is a major challenge in advanced technologies. In this paper, the Row Auto-Tracking Write Assist (RATWA) and Voltage Auto-Tracking Pulse Generator (VATPG) are proposed to overcome major two issues in the SRAM compiler. The RATWA efficiently controls the strength of write assist under various types of SRAM RPB (Rows Per Bitline), and it demonstrates a 7% dynamic power improvement, especially at 64 RPB. The VATPG adaptively adjusts the gate level of the tracking circuit and shows a stable read margin across a wide range of voltages, up to 22% SRAM read speed improvement, and 9% dynamic power saving at higher voltage ranges.","PeriodicalId":332454,"journal":{"name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2022-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"4nm Voltage Auto-Tracking SRAM Pulse Generator with Fully RC Optimized Row Auto-Tracking Write Assist Circuits\",\"authors\":\"Inhak Lee, Dongwook Seo, Yunrong Li, Mijoung Kim, Sangyeop Baeck\",\"doi\":\"10.1109/vlsitechnologyandcir46769.2022.9830456\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Providing performance-and-power optimized SRAM compiler with wide a range of operating voltages and configurations is a major challenge in advanced technologies. In this paper, the Row Auto-Tracking Write Assist (RATWA) and Voltage Auto-Tracking Pulse Generator (VATPG) are proposed to overcome major two issues in the SRAM compiler. The RATWA efficiently controls the strength of write assist under various types of SRAM RPB (Rows Per Bitline), and it demonstrates a 7% dynamic power improvement, especially at 64 RPB. The VATPG adaptively adjusts the gate level of the tracking circuit and shows a stable read margin across a wide range of voltages, up to 22% SRAM read speed improvement, and 9% dynamic power saving at higher voltage ranges.\",\"PeriodicalId\":332454,\"journal\":{\"name\":\"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830456\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830456","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
4nm Voltage Auto-Tracking SRAM Pulse Generator with Fully RC Optimized Row Auto-Tracking Write Assist Circuits
Providing performance-and-power optimized SRAM compiler with wide a range of operating voltages and configurations is a major challenge in advanced technologies. In this paper, the Row Auto-Tracking Write Assist (RATWA) and Voltage Auto-Tracking Pulse Generator (VATPG) are proposed to overcome major two issues in the SRAM compiler. The RATWA efficiently controls the strength of write assist under various types of SRAM RPB (Rows Per Bitline), and it demonstrates a 7% dynamic power improvement, especially at 64 RPB. The VATPG adaptively adjusts the gate level of the tracking circuit and shows a stable read margin across a wide range of voltages, up to 22% SRAM read speed improvement, and 9% dynamic power saving at higher voltage ranges.