用于可伸缩浮点单元体系结构的控制单元模块

Mohamed Amine Boussadi, T. Tixier, A. Landrault, J. Derutin
{"title":"用于可伸缩浮点单元体系结构的控制单元模块","authors":"Mohamed Amine Boussadi, T. Tixier, A. Landrault, J. Derutin","doi":"10.1109/DCIS.2015.7388567","DOIUrl":null,"url":null,"abstract":"The gap of execution time between software and hardware computing is significant and becomes more and more important when precision is required as it is the case for the floating point calculation. This paper presents the addition of a Floating Point Unit (FPU) module to an open-source processor called SecretBlaze. Besides the description of the chosen processor enhanced by FPU thanks to user instructions, this work focuses on the hardware method to add the scalable FPU system. As a first step, design implementations enable to compare chosen FPU with other FPU available in the open-source community. It also enables to evaluate the performance of the FPU added to the processor. As a second step, we present an FPU control unit added to the architecture in order to realize several functions with few resources. All proposed architectures have been implemented and tested on FPGA target.","PeriodicalId":191482,"journal":{"name":"2015 Conference on Design of Circuits and Integrated Systems (DCIS)","volume":"57 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A control unit module for a scalable floating-point-unit architecture\",\"authors\":\"Mohamed Amine Boussadi, T. Tixier, A. Landrault, J. Derutin\",\"doi\":\"10.1109/DCIS.2015.7388567\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The gap of execution time between software and hardware computing is significant and becomes more and more important when precision is required as it is the case for the floating point calculation. This paper presents the addition of a Floating Point Unit (FPU) module to an open-source processor called SecretBlaze. Besides the description of the chosen processor enhanced by FPU thanks to user instructions, this work focuses on the hardware method to add the scalable FPU system. As a first step, design implementations enable to compare chosen FPU with other FPU available in the open-source community. It also enables to evaluate the performance of the FPU added to the processor. As a second step, we present an FPU control unit added to the architecture in order to realize several functions with few resources. All proposed architectures have been implemented and tested on FPGA target.\",\"PeriodicalId\":191482,\"journal\":{\"name\":\"2015 Conference on Design of Circuits and Integrated Systems (DCIS)\",\"volume\":\"57 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 Conference on Design of Circuits and Integrated Systems (DCIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DCIS.2015.7388567\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 Conference on Design of Circuits and Integrated Systems (DCIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DCIS.2015.7388567","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

软件和硬件计算之间的执行时间差距是显著的,并且在精度要求较高的情况下变得越来越重要,例如浮点计算。本文介绍了在一个名为SecretBlaze的开源处理器中添加一个浮点单元(FPU)模块。本文除了描述了FPU根据用户指令对所选择的处理器进行增强外,还重点介绍了增加可扩展FPU系统的硬件方法。作为第一步,设计实现能够将所选的FPU与开源社区中可用的其他FPU进行比较。它还可以评估添加到处理器中的FPU的性能。作为第二步,我们提出了一个FPU控制单元添加到架构中,以便用很少的资源实现多个功能。所有提出的架构已经在FPGA目标上实现和测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A control unit module for a scalable floating-point-unit architecture
The gap of execution time between software and hardware computing is significant and becomes more and more important when precision is required as it is the case for the floating point calculation. This paper presents the addition of a Floating Point Unit (FPU) module to an open-source processor called SecretBlaze. Besides the description of the chosen processor enhanced by FPU thanks to user instructions, this work focuses on the hardware method to add the scalable FPU system. As a first step, design implementations enable to compare chosen FPU with other FPU available in the open-source community. It also enables to evaluate the performance of the FPU added to the processor. As a second step, we present an FPU control unit added to the architecture in order to realize several functions with few resources. All proposed architectures have been implemented and tested on FPGA target.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信