M. Soderstrand, D. Chu, W. Chan, M. Lazkani, H. Loomis
{"title":"采用并行多DSP芯片或asic实现QRNS复杂算法的多速率带通滤波器组","authors":"M. Soderstrand, D. Chu, W. Chan, M. Lazkani, H. Loomis","doi":"10.1109/ACSSC.1993.342632","DOIUrl":null,"url":null,"abstract":"In decoding spread-spectrum BPSK signals in the presence of narrow-band interference, a perfect reconstruction multi-rate bandpass filter bank can be used with a very simple adaptive algorithm to eliminate narrow-band interference broadband signals. Inherent in this structure is the need to do quadrature processing to eliminate images that occur due to the up-sampling required to obtain the narrow-band bandpass filters. We propose to use parallel processors (microprocessors, ASICs, or DSP chips) to implement complex FIR filters needed to eliminate the upsampled images. The processors implement a very simple complex FIR filter in one modulus of a generalized quadratic residue number system (GQRNS). By keeping the moduli small and the filter order low, it is possible to use standard binary within the processor to implement a GQRNS number system. This allows us to obtain the advantages of parallel processing and simplified complex number arithmetic inherent in GQRNS arithmetic while maintaining standard binary arithmetic in the processors.<<ETX>>","PeriodicalId":266447,"journal":{"name":"Proceedings of 27th Asilomar Conference on Signals, Systems and Computers","volume":"86 5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Multi-rate bandpass filter bank implemented in QRNS complex arithmetic using parallel multiple DSP chips or ASICs\",\"authors\":\"M. Soderstrand, D. Chu, W. Chan, M. Lazkani, H. Loomis\",\"doi\":\"10.1109/ACSSC.1993.342632\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In decoding spread-spectrum BPSK signals in the presence of narrow-band interference, a perfect reconstruction multi-rate bandpass filter bank can be used with a very simple adaptive algorithm to eliminate narrow-band interference broadband signals. Inherent in this structure is the need to do quadrature processing to eliminate images that occur due to the up-sampling required to obtain the narrow-band bandpass filters. We propose to use parallel processors (microprocessors, ASICs, or DSP chips) to implement complex FIR filters needed to eliminate the upsampled images. The processors implement a very simple complex FIR filter in one modulus of a generalized quadratic residue number system (GQRNS). By keeping the moduli small and the filter order low, it is possible to use standard binary within the processor to implement a GQRNS number system. This allows us to obtain the advantages of parallel processing and simplified complex number arithmetic inherent in GQRNS arithmetic while maintaining standard binary arithmetic in the processors.<<ETX>>\",\"PeriodicalId\":266447,\"journal\":{\"name\":\"Proceedings of 27th Asilomar Conference on Signals, Systems and Computers\",\"volume\":\"86 5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 27th Asilomar Conference on Signals, Systems and Computers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ACSSC.1993.342632\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 27th Asilomar Conference on Signals, Systems and Computers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ACSSC.1993.342632","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Multi-rate bandpass filter bank implemented in QRNS complex arithmetic using parallel multiple DSP chips or ASICs
In decoding spread-spectrum BPSK signals in the presence of narrow-band interference, a perfect reconstruction multi-rate bandpass filter bank can be used with a very simple adaptive algorithm to eliminate narrow-band interference broadband signals. Inherent in this structure is the need to do quadrature processing to eliminate images that occur due to the up-sampling required to obtain the narrow-band bandpass filters. We propose to use parallel processors (microprocessors, ASICs, or DSP chips) to implement complex FIR filters needed to eliminate the upsampled images. The processors implement a very simple complex FIR filter in one modulus of a generalized quadratic residue number system (GQRNS). By keeping the moduli small and the filter order low, it is possible to use standard binary within the processor to implement a GQRNS number system. This allows us to obtain the advantages of parallel processing and simplified complex number arithmetic inherent in GQRNS arithmetic while maintaining standard binary arithmetic in the processors.<>