{"title":"含温度效应的全耗尽单栅极SOI mosfet准二维模型","authors":"R. Gharabagi","doi":"10.1109/NAECON.2000.894954","DOIUrl":null,"url":null,"abstract":"A quasi-two dimensional model for single gate silicon on insulator (SOI) Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) is presented. Major small geometry effects such as carrier velocity saturation, mobility degradation due to normal field, channel length modulation, and drain induced barrier lowering are included. The effects of parasitic bipolar transistor, impact ionization, and device self heating due to low thermal conductivity of buried oxide layer is also included. The device carrier mobility and threshold voltage are modeled as function of temperature. The effects of source, drain, and channel resistances are considered. Modeled results are then compared to measured data and are shown to be in good agreement over a wide range of operating voltages.","PeriodicalId":171131,"journal":{"name":"Proceedings of the IEEE 2000 National Aerospace and Electronics Conference. NAECON 2000. Engineering Tomorrow (Cat. No.00CH37093)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-10-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A quasi-two dimensional model for fully depleted single gate SOI MOSFETS including temperature effects\",\"authors\":\"R. Gharabagi\",\"doi\":\"10.1109/NAECON.2000.894954\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A quasi-two dimensional model for single gate silicon on insulator (SOI) Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) is presented. Major small geometry effects such as carrier velocity saturation, mobility degradation due to normal field, channel length modulation, and drain induced barrier lowering are included. The effects of parasitic bipolar transistor, impact ionization, and device self heating due to low thermal conductivity of buried oxide layer is also included. The device carrier mobility and threshold voltage are modeled as function of temperature. The effects of source, drain, and channel resistances are considered. Modeled results are then compared to measured data and are shown to be in good agreement over a wide range of operating voltages.\",\"PeriodicalId\":171131,\"journal\":{\"name\":\"Proceedings of the IEEE 2000 National Aerospace and Electronics Conference. NAECON 2000. Engineering Tomorrow (Cat. No.00CH37093)\",\"volume\":\"24 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-10-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2000 National Aerospace and Electronics Conference. NAECON 2000. Engineering Tomorrow (Cat. No.00CH37093)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NAECON.2000.894954\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2000 National Aerospace and Electronics Conference. NAECON 2000. Engineering Tomorrow (Cat. No.00CH37093)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAECON.2000.894954","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A quasi-two dimensional model for fully depleted single gate SOI MOSFETS including temperature effects
A quasi-two dimensional model for single gate silicon on insulator (SOI) Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) is presented. Major small geometry effects such as carrier velocity saturation, mobility degradation due to normal field, channel length modulation, and drain induced barrier lowering are included. The effects of parasitic bipolar transistor, impact ionization, and device self heating due to low thermal conductivity of buried oxide layer is also included. The device carrier mobility and threshold voltage are modeled as function of temperature. The effects of source, drain, and channel resistances are considered. Modeled results are then compared to measured data and are shown to be in good agreement over a wide range of operating voltages.