试验台板为16/spl倍/64立体视觉CNN芯片

Proceedings of the 2002 7th IEEE International Workshop on Cellular Neural Networks and Their Applications Pub Date : 2002-07-22 DOI:10.1109/CNNA.2002.1035109

M. Salerno, F. Sargeni, V. Bonaiuto

{"title":"试验台板为16/spl倍/64立体视觉CNN芯片","authors":"M. Salerno, F. Sargeni, V. Bonaiuto","doi":"10.1109/CNNA.2002.1035109","DOIUrl":null,"url":null,"abstract":"The implementation of an artificial vision algorithm in real time is really attractive in such an application as the field of environment sensing. The SVCNN (stereo vision cellular neural network) chip is an analogue circuit able to compute in real time the Disparity Map from a couple of images by using a stereo visual system algorithm. A \"test-bed\" board for the 16/spl times/64 SVCNN chip is presented in this paper. This board is composed of an analogue processing core implemented by two 16/spl times/64 SVCNN chips together with a digital high performance pre-processing unit and a video grabbing section.","PeriodicalId":387716,"journal":{"name":"Proceedings of the 2002 7th IEEE International Workshop on Cellular Neural Networks and Their Applications","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2002-07-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Test-bed board for 16/spl times/64 stereo vision CNN chip\",\"authors\":\"M. Salerno, F. Sargeni, V. Bonaiuto\",\"doi\":\"10.1109/CNNA.2002.1035109\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The implementation of an artificial vision algorithm in real time is really attractive in such an application as the field of environment sensing. The SVCNN (stereo vision cellular neural network) chip is an analogue circuit able to compute in real time the Disparity Map from a couple of images by using a stereo visual system algorithm. A \\\"test-bed\\\" board for the 16/spl times/64 SVCNN chip is presented in this paper. This board is composed of an analogue processing core implemented by two 16/spl times/64 SVCNN chips together with a digital high performance pre-processing unit and a video grabbing section.\",\"PeriodicalId\":387716,\"journal\":{\"name\":\"Proceedings of the 2002 7th IEEE International Workshop on Cellular Neural Networks and Their Applications\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-07-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 2002 7th IEEE International Workshop on Cellular Neural Networks and Their Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CNNA.2002.1035109\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2002 7th IEEE International Workshop on Cellular Neural Networks and Their Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CNNA.2002.1035109","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

在环境感知领域，实时实现人工视觉算法是非常有吸引力的。SVCNN(立体视觉细胞神经网络)芯片是一种模拟电路，能够使用立体视觉系统算法从一对图像中实时计算视差图。本文介绍了一种16/spl倍/64 SVCNN芯片的“试验台”板。该板由两个16/spl倍/64 SVCNN芯片实现的模拟处理核心、数字高性能预处理单元和视频抓取部分组成。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Test-bed board for 16/spl times/64 stereo vision CNN chip

The implementation of an artificial vision algorithm in real time is really attractive in such an application as the field of environment sensing. The SVCNN (stereo vision cellular neural network) chip is an analogue circuit able to compute in real time the Disparity Map from a couple of images by using a stereo visual system algorithm. A "test-bed" board for the 16/spl times/64 SVCNN chip is presented in this paper. This board is composed of an analogue processing core implemented by two 16/spl times/64 SVCNN chips together with a digital high performance pre-processing unit and a video grabbing section.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the 2002 7th IEEE International Workshop on Cellular Neural Networks and Their Applications

自引率

0.00%

发文量