分布式视频编码的实时系统

K. Sakomizu, T. Yamasaki, Satoshi Nakagawa, T. Nishi
{"title":"分布式视频编码的实时系统","authors":"K. Sakomizu, T. Yamasaki, Satoshi Nakagawa, T. Nishi","doi":"10.1109/PCS.2010.5702557","DOIUrl":null,"url":null,"abstract":"This paper presents a real-time system of distributed video coding (DVC). DVC is a current video compression paradigm. The decoding process of DVC is normally complex, which causes difficulty in real-time implementation. To address this problem, we propose a new configuration of DVC with three methods: simple rate control without the feedback channel, simple transmitting of dynamic range and simple bidirectional motion estimation to reduce complexity. Then we implement the system with parallelization techniques. We also develop the encoder for a low power processor. Experimental results show that the encoder on i.MX31 400 MHz could operates at about CIF 13 fps, and the decoder on Core 2 Quad 2.83 GHz operates at more than CIF 30 fps.","PeriodicalId":255142,"journal":{"name":"28th Picture Coding Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"A real-time system of distributed video coding\",\"authors\":\"K. Sakomizu, T. Yamasaki, Satoshi Nakagawa, T. Nishi\",\"doi\":\"10.1109/PCS.2010.5702557\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a real-time system of distributed video coding (DVC). DVC is a current video compression paradigm. The decoding process of DVC is normally complex, which causes difficulty in real-time implementation. To address this problem, we propose a new configuration of DVC with three methods: simple rate control without the feedback channel, simple transmitting of dynamic range and simple bidirectional motion estimation to reduce complexity. Then we implement the system with parallelization techniques. We also develop the encoder for a low power processor. Experimental results show that the encoder on i.MX31 400 MHz could operates at about CIF 13 fps, and the decoder on Core 2 Quad 2.83 GHz operates at more than CIF 30 fps.\",\"PeriodicalId\":255142,\"journal\":{\"name\":\"28th Picture Coding Symposium\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"28th Picture Coding Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PCS.2010.5702557\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"28th Picture Coding Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PCS.2010.5702557","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

提出了一种分布式视频编码(DVC)实时系统。DVC是当前的视频压缩范例。DVC的解码过程通常比较复杂,这给实时实现带来了困难。为了解决这个问题,我们提出了一种新的DVC结构,采用三种方法:简单的速率控制,不带反馈通道,简单的动态范围传输和简单的双向运动估计来降低复杂度。然后采用并行化技术实现系统。我们还开发了用于低功耗处理器的编码器。实验结果表明,在i.MX31 400 MHz上编码器的工作速度约为CIF 13 fps,在Core 2 Quad 2.83 GHz上解码器的工作速度超过CIF 30 fps。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A real-time system of distributed video coding
This paper presents a real-time system of distributed video coding (DVC). DVC is a current video compression paradigm. The decoding process of DVC is normally complex, which causes difficulty in real-time implementation. To address this problem, we propose a new configuration of DVC with three methods: simple rate control without the feedback channel, simple transmitting of dynamic range and simple bidirectional motion estimation to reduce complexity. Then we implement the system with parallelization techniques. We also develop the encoder for a low power processor. Experimental results show that the encoder on i.MX31 400 MHz could operates at about CIF 13 fps, and the decoder on Core 2 Quad 2.83 GHz operates at more than CIF 30 fps.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信