一种新的用于硬核处理器的可编程ALU体系结构

2016 13th International Multi-Conference on Systems, Signals & Devices (SSD) Pub Date : 2016-03-21 DOI:10.1109/SSD.2016.7473751

Hajer Najjar, R. Bourguiba, Jaouhar Mouine

{"title":"一种新的用于硬核处理器的可编程ALU体系结构","authors":"Hajer Najjar, R. Bourguiba, Jaouhar Mouine","doi":"10.1109/SSD.2016.7473751","DOIUrl":null,"url":null,"abstract":"Hard-core processors are known to be a very performed in terms of operation frequency, area and power consumption. However, they have fixed design so that, they cannot be reused for different applications. In this paper we propose a new ALU (Arithmetic and Logic Unit) architecture that allows to these processors to be generic propose without losing hard-core performances.","PeriodicalId":149580,"journal":{"name":"2016 13th International Multi-Conference on Systems, Signals & Devices (SSD)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-03-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A new programmable ALU architecture for hard-core processor\",\"authors\":\"Hajer Najjar, R. Bourguiba, Jaouhar Mouine\",\"doi\":\"10.1109/SSD.2016.7473751\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Hard-core processors are known to be a very performed in terms of operation frequency, area and power consumption. However, they have fixed design so that, they cannot be reused for different applications. In this paper we propose a new ALU (Arithmetic and Logic Unit) architecture that allows to these processors to be generic propose without losing hard-core performances.\",\"PeriodicalId\":149580,\"journal\":{\"name\":\"2016 13th International Multi-Conference on Systems, Signals & Devices (SSD)\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-03-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 13th International Multi-Conference on Systems, Signals & Devices (SSD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SSD.2016.7473751\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 13th International Multi-Conference on Systems, Signals & Devices (SSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SSD.2016.7473751","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

众所周知，硬核处理器在操作频率、面积和功耗方面表现非常出色。但是，它们具有固定的设计，因此不能在不同的应用程序中重用它们。在本文中，我们提出了一种新的ALU(算术和逻辑单元)架构，允许这些处理器在不损失核心性能的情况下通用。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A new programmable ALU architecture for hard-core processor

Hard-core processors are known to be a very performed in terms of operation frequency, area and power consumption. However, they have fixed design so that, they cannot be reused for different applications. In this paper we propose a new ALU (Arithmetic and Logic Unit) architecture that allows to these processors to be generic propose without losing hard-core performances.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 13th International Multi-Conference on Systems, Signals & Devices (SSD)

自引率

0.00%

发文量