Guang Chen, A. Abou-Alfotouh, Zhiwei Liu, M. Shabban, D. Oh
{"title":"基于增强VRM模型的PCB PDN优化设计","authors":"Guang Chen, A. Abou-Alfotouh, Zhiwei Liu, M. Shabban, D. Oh","doi":"10.1109/ISEMC.2014.6899085","DOIUrl":null,"url":null,"abstract":"Decoupling for power rails that demand large current, such as FPGA core, is difficult. The capacitors required for derived solution requires excessive board area for placement and raise system cost significantly. Switcher with high loop Band Width helps reducing the decoupling needs with all the design improvements. In this paper, we proposed a 3-stage behavioral model for switcher to help PCB designer optimize PCB decoupling design. The paper also covers some issues related to switcher application, such as layout optimization for best noise performance.","PeriodicalId":279929,"journal":{"name":"2014 IEEE International Symposium on Electromagnetic Compatibility (EMC)","volume":"60 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Optimization of PCB PDN design using enhanced VRM model\",\"authors\":\"Guang Chen, A. Abou-Alfotouh, Zhiwei Liu, M. Shabban, D. Oh\",\"doi\":\"10.1109/ISEMC.2014.6899085\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Decoupling for power rails that demand large current, such as FPGA core, is difficult. The capacitors required for derived solution requires excessive board area for placement and raise system cost significantly. Switcher with high loop Band Width helps reducing the decoupling needs with all the design improvements. In this paper, we proposed a 3-stage behavioral model for switcher to help PCB designer optimize PCB decoupling design. The paper also covers some issues related to switcher application, such as layout optimization for best noise performance.\",\"PeriodicalId\":279929,\"journal\":{\"name\":\"2014 IEEE International Symposium on Electromagnetic Compatibility (EMC)\",\"volume\":\"60 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-11-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE International Symposium on Electromagnetic Compatibility (EMC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISEMC.2014.6899085\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE International Symposium on Electromagnetic Compatibility (EMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISEMC.2014.6899085","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Optimization of PCB PDN design using enhanced VRM model
Decoupling for power rails that demand large current, such as FPGA core, is difficult. The capacitors required for derived solution requires excessive board area for placement and raise system cost significantly. Switcher with high loop Band Width helps reducing the decoupling needs with all the design improvements. In this paper, we proposed a 3-stage behavioral model for switcher to help PCB designer optimize PCB decoupling design. The paper also covers some issues related to switcher application, such as layout optimization for best noise performance.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
