dq型三相并网逆变器无源增强

Yingxiang Peng, Kai Li, Jiancheng Zhao, Chuan Xie
{"title":"dq型三相并网逆变器无源增强","authors":"Yingxiang Peng, Kai Li, Jiancheng Zhao, Chuan Xie","doi":"10.1109/SPEC.2018.8635954","DOIUrl":null,"url":null,"abstract":"The non-passivity features of the grid-connected voltage-source inverter (VSI) may cause interaction resonance in the weak grid. Enhancing the passivity of VSI output admittance can reduce the risk of interaction resonance between VSI and power grid. With the increase of phase-locked loop (PLL) bandwidth, the passivity of VSI output admittance is worse. Besides, the dq-frame single current control is less robust than the $\\alpha \\beta $-frame current control against the effect of PLL bandwidth changes. This paper proposes a q-axis modulation voltage compensation strategy to enhance the passivity of q-axis admittance. With the proposed strategy, the VSI output admittance has non-negative real part within wide PLL bandwidth. The simulation and experiment results show the effectiveness of the proposed approach.","PeriodicalId":335893,"journal":{"name":"2018 IEEE 4th Southern Power Electronics Conference (SPEC)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Passivity Enhancement for Three-Phase Grid-Connected Inverter in dq-frame\",\"authors\":\"Yingxiang Peng, Kai Li, Jiancheng Zhao, Chuan Xie\",\"doi\":\"10.1109/SPEC.2018.8635954\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The non-passivity features of the grid-connected voltage-source inverter (VSI) may cause interaction resonance in the weak grid. Enhancing the passivity of VSI output admittance can reduce the risk of interaction resonance between VSI and power grid. With the increase of phase-locked loop (PLL) bandwidth, the passivity of VSI output admittance is worse. Besides, the dq-frame single current control is less robust than the $\\\\alpha \\\\beta $-frame current control against the effect of PLL bandwidth changes. This paper proposes a q-axis modulation voltage compensation strategy to enhance the passivity of q-axis admittance. With the proposed strategy, the VSI output admittance has non-negative real part within wide PLL bandwidth. The simulation and experiment results show the effectiveness of the proposed approach.\",\"PeriodicalId\":335893,\"journal\":{\"name\":\"2018 IEEE 4th Southern Power Electronics Conference (SPEC)\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE 4th Southern Power Electronics Conference (SPEC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPEC.2018.8635954\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 4th Southern Power Electronics Conference (SPEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPEC.2018.8635954","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

并网电压源逆变器(VSI)的非无源特性可能在弱电网中引起相互共振。提高VSI输出导纳的无源性可以降低VSI与电网相互作用共振的风险。随着锁相环带宽的增加,VSI输出导纳的无源性变差。此外,dq帧单电流控制对锁相环带宽变化的鲁棒性不如$\alpha \beta $帧电流控制。为了提高q轴导纳的无源性,提出了一种q轴调制电压补偿策略。采用该策略,VSI输出导纳在宽锁相环带宽内具有非负实部。仿真和实验结果表明了该方法的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Passivity Enhancement for Three-Phase Grid-Connected Inverter in dq-frame
The non-passivity features of the grid-connected voltage-source inverter (VSI) may cause interaction resonance in the weak grid. Enhancing the passivity of VSI output admittance can reduce the risk of interaction resonance between VSI and power grid. With the increase of phase-locked loop (PLL) bandwidth, the passivity of VSI output admittance is worse. Besides, the dq-frame single current control is less robust than the $\alpha \beta $-frame current control against the effect of PLL bandwidth changes. This paper proposes a q-axis modulation voltage compensation strategy to enhance the passivity of q-axis admittance. With the proposed strategy, the VSI output admittance has non-negative real part within wide PLL bandwidth. The simulation and experiment results show the effectiveness of the proposed approach.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信