Alessandro Fava, F. Centurelli, Andrea Vittimberga, G. Scotti
{"title":"大规模神经记录应用的宽带共享LNA","authors":"Alessandro Fava, F. Centurelli, Andrea Vittimberga, G. Scotti","doi":"10.1109/SMACD58065.2023.10192164","DOIUrl":null,"url":null,"abstract":"Optimizing the LNA front-end of a neural recording channel for noise allows achieving a bandwidth that can be exploited to interface several electrodes in a frequency-division multiplexing approach, resulting in an optimization of power and area consumption for the overall neural recording system. This paper presents a wide-band LNA front-end whose bandwidth is maximized for the given noise level, so that it can be shared among different electrodes. The resulting architecture achieves a remarkable NEF value, as demonstrated by the simulations performed in a commercial 130nm CMOS technology.","PeriodicalId":239306,"journal":{"name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-07-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Wide-Band Shared LNA for Large Scale Neural Recording Applications\",\"authors\":\"Alessandro Fava, F. Centurelli, Andrea Vittimberga, G. Scotti\",\"doi\":\"10.1109/SMACD58065.2023.10192164\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Optimizing the LNA front-end of a neural recording channel for noise allows achieving a bandwidth that can be exploited to interface several electrodes in a frequency-division multiplexing approach, resulting in an optimization of power and area consumption for the overall neural recording system. This paper presents a wide-band LNA front-end whose bandwidth is maximized for the given noise level, so that it can be shared among different electrodes. The resulting architecture achieves a remarkable NEF value, as demonstrated by the simulations performed in a commercial 130nm CMOS technology.\",\"PeriodicalId\":239306,\"journal\":{\"name\":\"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-07-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMACD58065.2023.10192164\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMACD58065.2023.10192164","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Wide-Band Shared LNA for Large Scale Neural Recording Applications
Optimizing the LNA front-end of a neural recording channel for noise allows achieving a bandwidth that can be exploited to interface several electrodes in a frequency-division multiplexing approach, resulting in an optimization of power and area consumption for the overall neural recording system. This paper presents a wide-band LNA front-end whose bandwidth is maximized for the given noise level, so that it can be shared among different electrodes. The resulting architecture achieves a remarkable NEF value, as demonstrated by the simulations performed in a commercial 130nm CMOS technology.