Ni Yabo, Li Ting, Zhang Yong, Huang Zhengbo, Li Liang, Fu Dongbing
{"title":"一种用于高速高精度开关电容adc的高效率参考缓冲器","authors":"Ni Yabo, Li Ting, Zhang Yong, Huang Zhengbo, Li Liang, Fu Dongbing","doi":"10.1109/ICCT.2018.8599906","DOIUrl":null,"url":null,"abstract":"A fully integrated reference buffer with high-efficiency for high-speed and high-precision Switched-capacitor ADCs is presented. To reduce hardware and power comsumption, the slow feedback loop and reference generation circuit are combined. And an improved stacked source follower is used to provide low output impedence with low power. The efficient reference buffer is applied to a 12-bit 1Gsps pipeline ADC with amplification phase less than 350ps. The power dissipation of the proposed reference buffer is 56.25mW with 2.5V supply voltage.","PeriodicalId":244952,"journal":{"name":"2018 IEEE 18th International Conference on Communication Technology (ICCT)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Reference Buffer with High-Efficiency for High-Speed and High-Precision Switched-Capacitor ADCs\",\"authors\":\"Ni Yabo, Li Ting, Zhang Yong, Huang Zhengbo, Li Liang, Fu Dongbing\",\"doi\":\"10.1109/ICCT.2018.8599906\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A fully integrated reference buffer with high-efficiency for high-speed and high-precision Switched-capacitor ADCs is presented. To reduce hardware and power comsumption, the slow feedback loop and reference generation circuit are combined. And an improved stacked source follower is used to provide low output impedence with low power. The efficient reference buffer is applied to a 12-bit 1Gsps pipeline ADC with amplification phase less than 350ps. The power dissipation of the proposed reference buffer is 56.25mW with 2.5V supply voltage.\",\"PeriodicalId\":244952,\"journal\":{\"name\":\"2018 IEEE 18th International Conference on Communication Technology (ICCT)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE 18th International Conference on Communication Technology (ICCT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCT.2018.8599906\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 18th International Conference on Communication Technology (ICCT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCT.2018.8599906","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Reference Buffer with High-Efficiency for High-Speed and High-Precision Switched-Capacitor ADCs
A fully integrated reference buffer with high-efficiency for high-speed and high-precision Switched-capacitor ADCs is presented. To reduce hardware and power comsumption, the slow feedback loop and reference generation circuit are combined. And an improved stacked source follower is used to provide low output impedence with low power. The efficient reference buffer is applied to a 12-bit 1Gsps pipeline ADC with amplification phase less than 350ps. The power dissipation of the proposed reference buffer is 56.25mW with 2.5V supply voltage.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
