mpsoc中共享寄存器文件节能设计的最佳循环展开机制和体系结构扩展

Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05) Pub Date : 2005-01-17 DOI:10.1109/IWIA.2005.35

J. Ayala, David Atienza Alonso, M. López-Vallejo, J. Mendias, R. Hermida, C. López-Barrio

{"title":"mpsoc中共享寄存器文件节能设计的最佳循环展开机制和体系结构扩展","authors":"J. Ayala, David Atienza Alonso, M. López-Vallejo, J. Mendias, R. Hermida, C. López-Barrio","doi":"10.1109/IWIA.2005.35","DOIUrl":null,"url":null,"abstract":"In this paper, we introduce a new hardware/software approach to reduce the energy of the shared register file in upcoming embedded architectures with several VLIW processors. This paper includes a set of architectural extensions and special loop unrolling techniques for the compilers of MPSoC platforms. This complete hardware/software support enables reducing the energy consumed in the register file of MPSoC architectures up to a 60% without introducing performance penalties.","PeriodicalId":103456,"journal":{"name":"Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-01-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Optimal loop-unrolling mechanisms and architectural extensions for an energy-efficient design of shared register files in MPSoCs\",\"authors\":\"J. Ayala, David Atienza Alonso, M. López-Vallejo, J. Mendias, R. Hermida, C. López-Barrio\",\"doi\":\"10.1109/IWIA.2005.35\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we introduce a new hardware/software approach to reduce the energy of the shared register file in upcoming embedded architectures with several VLIW processors. This paper includes a set of architectural extensions and special loop unrolling techniques for the compilers of MPSoC platforms. This complete hardware/software support enables reducing the energy consumed in the register file of MPSoC architectures up to a 60% without introducing performance penalties.\",\"PeriodicalId\":103456,\"journal\":{\"name\":\"Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-01-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWIA.2005.35\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWIA.2005.35","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

在本文中，我们介绍了一种新的硬件/软件方法来减少共享寄存器文件的能量，在即将到来的嵌入式体系结构中使用多个VLIW处理器。本文介绍了一套针对MPSoC平台的编译器的架构扩展和特殊的循环展开技术。这种完整的硬件/软件支持可以在不引入性能损失的情况下将MPSoC架构的寄存器文件中的能耗降低高达60%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Optimal loop-unrolling mechanisms and architectural extensions for an energy-efficient design of shared register files in MPSoCs

In this paper, we introduce a new hardware/software approach to reduce the energy of the shared register file in upcoming embedded architectures with several VLIW processors. This paper includes a set of architectural extensions and special loop unrolling techniques for the compilers of MPSoC platforms. This complete hardware/software support enables reducing the energy consumed in the register file of MPSoC architectures up to a 60% without introducing performance penalties.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)

自引率

0.00%

发文量