基于射频信道的高速数字总线设计与优化

2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS) Pub Date : 2022-10-09 DOI:10.1109/EPEPS53828.2022.9947153

Nikhita Baladari, R. Wenzel

{"title":"基于射频信道的高速数字总线设计与优化","authors":"Nikhita Baladari, R. Wenzel","doi":"10.1109/EPEPS53828.2022.9947153","DOIUrl":null,"url":null,"abstract":"Integration of high-speed digital electronics and high-frequency radar channels in a package with limited layers can result in compromised return paths and degraded signal integrity. In this paper, we designed a digital block over a 77 GHz RF channel and used different package models to evaluate the digital coupling between the digital and RF blocks and the effect on their signal integrity.","PeriodicalId":284818,"journal":{"name":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design and Optimization of High-Speed Digital Bus Over RF Channel\",\"authors\":\"Nikhita Baladari, R. Wenzel\",\"doi\":\"10.1109/EPEPS53828.2022.9947153\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Integration of high-speed digital electronics and high-frequency radar channels in a package with limited layers can result in compromised return paths and degraded signal integrity. In this paper, we designed a digital block over a 77 GHz RF channel and used different package models to evaluate the digital coupling between the digital and RF blocks and the effect on their signal integrity.\",\"PeriodicalId\":284818,\"journal\":{\"name\":\"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EPEPS53828.2022.9947153\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPEPS53828.2022.9947153","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

将高速数字电子器件和高频雷达信道集成在一个层数有限的封装中，可能导致返回路径受损和信号完整性降低。在本文中，我们设计了一个77 GHz射频信道上的数字模块，并使用不同的封装模型来评估数字模块和射频模块之间的数字耦合及其对信号完整性的影响。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Design and Optimization of High-Speed Digital Bus Over RF Channel

Integration of high-speed digital electronics and high-frequency radar channels in a package with limited layers can result in compromised return paths and degraded signal integrity. In this paper, we designed a digital block over a 77 GHz RF channel and used different package models to evaluate the digital coupling between the digital and RF blocks and the effect on their signal integrity.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2022 IEEE 31st Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)

自引率

0.00%

发文量