用于容错系统的高速通信器

17th DASC. AIAA/IEEE/SAE. Digital Avionics Systems Conference. Proceedings (Cat. No.98CH36267) Pub Date : 1998-10-31 DOI:10.1109/DASC.1998.741517

J. Prizant

{"title":"用于容错系统的高速通信器","authors":"J. Prizant","doi":"10.1109/DASC.1998.741517","DOIUrl":null,"url":null,"abstract":"A layered architecture for a communicator was presented which allows four COTS processor boards, each in a standard backplane such as VMEbus or CompactPCI, to be networked together to produce a quad-redundant fault tolerant computer. The communicator features a high-bandwidth data exchange making data reliably congruent across the four channels.","PeriodicalId":335827,"journal":{"name":"17th DASC. AIAA/IEEE/SAE. Digital Avionics Systems Conference. Proceedings (Cat. No.98CH36267)","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-10-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"High speed communicator for fault tolerant systems\",\"authors\":\"J. Prizant\",\"doi\":\"10.1109/DASC.1998.741517\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A layered architecture for a communicator was presented which allows four COTS processor boards, each in a standard backplane such as VMEbus or CompactPCI, to be networked together to produce a quad-redundant fault tolerant computer. The communicator features a high-bandwidth data exchange making data reliably congruent across the four channels.\",\"PeriodicalId\":335827,\"journal\":{\"name\":\"17th DASC. AIAA/IEEE/SAE. Digital Avionics Systems Conference. Proceedings (Cat. No.98CH36267)\",\"volume\":\"46 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-10-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"17th DASC. AIAA/IEEE/SAE. Digital Avionics Systems Conference. Proceedings (Cat. No.98CH36267)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DASC.1998.741517\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"17th DASC. AIAA/IEEE/SAE. Digital Avionics Systems Conference. Proceedings (Cat. No.98CH36267)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DASC.1998.741517","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

提出了一种通信器的分层结构，该结构允许四个COTS处理器板(每个处理器板都在VMEbus或CompactPCI等标准背板上)联网在一起，以产生四冗余容错计算机。通信器具有高带宽数据交换，使数据在四个信道上可靠地一致。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

High speed communicator for fault tolerant systems

A layered architecture for a communicator was presented which allows four COTS processor boards, each in a standard backplane such as VMEbus or CompactPCI, to be networked together to produce a quad-redundant fault tolerant computer. The communicator features a high-bandwidth data exchange making data reliably congruent across the four channels.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

17th DASC. AIAA/IEEE/SAE. Digital Avionics Systems Conference. Proceedings (Cat. No.98CH36267)

自引率

0.00%

发文量