新型对称级联多电平逆变器,控制器件数量少,开关阻断电压低

A. Gohari, A. Mosallanejad, E. Afjei
{"title":"新型对称级联多电平逆变器,控制器件数量少,开关阻断电压低","authors":"A. Gohari, A. Mosallanejad, E. Afjei","doi":"10.1109/PEDSTC.2017.7910377","DOIUrl":null,"url":null,"abstract":"In this paper, a new symmetric cascaded multilevel inverter with reduced number of controlled switches and the low blocked voltage by switches is presented. The proposed topology is based on the new module, which inherently produces negative levels and zero level. Each module generates 7 levels. As the number of the output voltage levels or the magnitude of the output voltage increase, the maximum value of blocked voltage of the switches does not increase. The simulation results of this inverter are performed for a 19-level inverter by using MATLAB/Simulink to verify the performance of the proposed topology. Finally, the proposed inverter is compared with other topologies to illustrate the merit of this topology.","PeriodicalId":414828,"journal":{"name":"2017 8th Power Electronics, Drive Systems & Technologies Conference (PEDSTC)","volume":"126 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"New symmetric cascaded multilevel inverter with reduced number of controlled devices and low blocked voltage by switches\",\"authors\":\"A. Gohari, A. Mosallanejad, E. Afjei\",\"doi\":\"10.1109/PEDSTC.2017.7910377\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a new symmetric cascaded multilevel inverter with reduced number of controlled switches and the low blocked voltage by switches is presented. The proposed topology is based on the new module, which inherently produces negative levels and zero level. Each module generates 7 levels. As the number of the output voltage levels or the magnitude of the output voltage increase, the maximum value of blocked voltage of the switches does not increase. The simulation results of this inverter are performed for a 19-level inverter by using MATLAB/Simulink to verify the performance of the proposed topology. Finally, the proposed inverter is compared with other topologies to illustrate the merit of this topology.\",\"PeriodicalId\":414828,\"journal\":{\"name\":\"2017 8th Power Electronics, Drive Systems & Technologies Conference (PEDSTC)\",\"volume\":\"126 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 8th Power Electronics, Drive Systems & Technologies Conference (PEDSTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PEDSTC.2017.7910377\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 8th Power Electronics, Drive Systems & Technologies Conference (PEDSTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PEDSTC.2017.7910377","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

本文提出了一种新的对称级联多电平逆变器,该逆变器具有控制开关数量少、开关阻塞电压低的特点。提出的拓扑是基于新模块的,它固有地产生负电平和零电平。每个模块产生7个关卡。随着输出电压等级数或输出电压大小的增加,开关的阻塞电压最大值不增加。利用MATLAB/Simulink对19电平逆变器进行了仿真,验证了所提拓扑的性能。最后,将所提出的逆变器与其他拓扑结构进行比较,以说明该拓扑结构的优点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
New symmetric cascaded multilevel inverter with reduced number of controlled devices and low blocked voltage by switches
In this paper, a new symmetric cascaded multilevel inverter with reduced number of controlled switches and the low blocked voltage by switches is presented. The proposed topology is based on the new module, which inherently produces negative levels and zero level. Each module generates 7 levels. As the number of the output voltage levels or the magnitude of the output voltage increase, the maximum value of blocked voltage of the switches does not increase. The simulation results of this inverter are performed for a 19-level inverter by using MATLAB/Simulink to verify the performance of the proposed topology. Finally, the proposed inverter is compared with other topologies to illustrate the merit of this topology.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信