实时面向对象嵌入式系统软硬件协同设计中的设计探索:调度对象

Elias Teodoro da Silva, M. A. Wehrmeister, L. Becker, F. Wagner, C. Pereira
{"title":"实时面向对象嵌入式系统软硬件协同设计中的设计探索:调度对象","authors":"Elias Teodoro da Silva, M. A. Wehrmeister, L. Becker, F. Wagner, C. Pereira","doi":"10.1109/WORDS.2005.25","DOIUrl":null,"url":null,"abstract":"This paper discusses a design flow for multithread object-oriented real-time applications, running on top of an embedded, platform-based, customizable Java processor, which is prototyped using affordable FPGAs. The proposed approach enforces design space exploration activities, taking into account aspects like temporal behavior, memory footprint, and power/energy consumption. A case study containing a task scheduler implementation as both software and hardware modules is presented. While both implementations are compatible with the developed program from an interface point of view, they lead to different timing and footprint requirements. Their evaluation in terms of memory occupation and number of FPGA logic cells is presented.","PeriodicalId":335355,"journal":{"name":"10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems","volume":"2011 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-02-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Design exploration in HW/SW co-design of real-time object-oriented embedded systems: the scheduler object\",\"authors\":\"Elias Teodoro da Silva, M. A. Wehrmeister, L. Becker, F. Wagner, C. Pereira\",\"doi\":\"10.1109/WORDS.2005.25\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper discusses a design flow for multithread object-oriented real-time applications, running on top of an embedded, platform-based, customizable Java processor, which is prototyped using affordable FPGAs. The proposed approach enforces design space exploration activities, taking into account aspects like temporal behavior, memory footprint, and power/energy consumption. A case study containing a task scheduler implementation as both software and hardware modules is presented. While both implementations are compatible with the developed program from an interface point of view, they lead to different timing and footprint requirements. Their evaluation in terms of memory occupation and number of FPGA logic cells is presented.\",\"PeriodicalId\":335355,\"journal\":{\"name\":\"10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems\",\"volume\":\"2011 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-02-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/WORDS.2005.25\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WORDS.2005.25","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

本文讨论了多线程面向对象实时应用程序的设计流程,该应用程序运行在嵌入式、基于平台的、可定制的Java处理器之上,该处理器使用价格合理的fpga进行原型设计。建议的方法强制设计空间探索活动,考虑到时间行为、内存占用和功率/能源消耗等方面。给出了一个包含任务调度器实现作为软件和硬件模块的案例研究。虽然从接口的角度来看,这两种实现都与开发的程序兼容,但它们会导致不同的时间和占用需求。从内存占用和FPGA逻辑单元的数量方面对它们进行了评价。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design exploration in HW/SW co-design of real-time object-oriented embedded systems: the scheduler object
This paper discusses a design flow for multithread object-oriented real-time applications, running on top of an embedded, platform-based, customizable Java processor, which is prototyped using affordable FPGAs. The proposed approach enforces design space exploration activities, taking into account aspects like temporal behavior, memory footprint, and power/energy consumption. A case study containing a task scheduler implementation as both software and hardware modules is presented. While both implementations are compatible with the developed program from an interface point of view, they lead to different timing and footprint requirements. Their evaluation in terms of memory occupation and number of FPGA logic cells is presented.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信