减少开关数量的非对称多电平混合逆变器

Babitha T. Abraham, A. Benny
{"title":"减少开关数量的非对称多电平混合逆变器","authors":"Babitha T. Abraham, A. Benny","doi":"10.1109/AICERA.2014.6908176","DOIUrl":null,"url":null,"abstract":"Multilevel Inverter is an array of power semiconductors and capacitors that allow the generation of a high quality load voltage. But it requires greater number of power semiconductor switches with increase in number of levels. In this paper, three phase hybrid topology of multilevel inverter is used to reduce the number of switching devices in the entire converter system. The proposed topology is a hybrid of cascaded H-bridge multilevel inverter (CHBMLI) and neutral point clamped inverter multilevel inverter (NPCMLI) so as to obtain seven level output in each phase. Third harmonic injection is adopted to increase the line to line voltage. Asymmetric dc bus voltage ratio is used to increase the number of levels. The main objective of this hybridised structure is to increase the number of levels with reduced number of switches.","PeriodicalId":425226,"journal":{"name":"2014 Annual International Conference on Emerging Research Areas: Magnetics, Machines and Drives (AICERA/iCMMD)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-07-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Asymmetric multilevel hybrid inverter with reduced number of switches\",\"authors\":\"Babitha T. Abraham, A. Benny\",\"doi\":\"10.1109/AICERA.2014.6908176\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Multilevel Inverter is an array of power semiconductors and capacitors that allow the generation of a high quality load voltage. But it requires greater number of power semiconductor switches with increase in number of levels. In this paper, three phase hybrid topology of multilevel inverter is used to reduce the number of switching devices in the entire converter system. The proposed topology is a hybrid of cascaded H-bridge multilevel inverter (CHBMLI) and neutral point clamped inverter multilevel inverter (NPCMLI) so as to obtain seven level output in each phase. Third harmonic injection is adopted to increase the line to line voltage. Asymmetric dc bus voltage ratio is used to increase the number of levels. The main objective of this hybridised structure is to increase the number of levels with reduced number of switches.\",\"PeriodicalId\":425226,\"journal\":{\"name\":\"2014 Annual International Conference on Emerging Research Areas: Magnetics, Machines and Drives (AICERA/iCMMD)\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-07-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 Annual International Conference on Emerging Research Areas: Magnetics, Machines and Drives (AICERA/iCMMD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/AICERA.2014.6908176\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 Annual International Conference on Emerging Research Areas: Magnetics, Machines and Drives (AICERA/iCMMD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AICERA.2014.6908176","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

多电平逆变器是一组功率半导体和电容器,可以产生高质量的负载电压。但随着电平的增加,对功率半导体开关的要求也越来越高。本文采用多电平逆变器的三相混合拓扑结构来减少整个变换器系统中开关器件的数量。所提出的拓扑结构是级联h桥多电平逆变器(CHBMLI)和中性点箝位逆变多电平逆变器(NPCMLI)的混合结构,从而在每相获得7电平输出。采用三次谐波注入,提高线对线电压。非对称直流母线电压比用于增加电平数。这种混合结构的主要目的是在减少开关数量的同时增加电平的数量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Asymmetric multilevel hybrid inverter with reduced number of switches
Multilevel Inverter is an array of power semiconductors and capacitors that allow the generation of a high quality load voltage. But it requires greater number of power semiconductor switches with increase in number of levels. In this paper, three phase hybrid topology of multilevel inverter is used to reduce the number of switching devices in the entire converter system. The proposed topology is a hybrid of cascaded H-bridge multilevel inverter (CHBMLI) and neutral point clamped inverter multilevel inverter (NPCMLI) so as to obtain seven level output in each phase. Third harmonic injection is adopted to increase the line to line voltage. Asymmetric dc bus voltage ratio is used to increase the number of levels. The main objective of this hybridised structure is to increase the number of levels with reduced number of switches.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信