基于锁相环的毫米波频率敏捷合成器

2011 International Conference on System science, Engineering design and Manufacturing informatization Pub Date : 2011-11-18 DOI:10.1109/ICSSEM.2011.6081156

Yanlei Li, R. Yang

{"title":"基于锁相环的毫米波频率敏捷合成器","authors":"Yanlei Li, R. Yang","doi":"10.1109/ICSSEM.2011.6081156","DOIUrl":null,"url":null,"abstract":"In this paper, the Settling time of PLL are analyzed. Present a Millimeter-Wave Frequency Agile Synthesizer based on PPL with DDS interpolated; add the module of VCO voltage presets to changing the settling time controlled by MCU and DAC. Using this scheme, the frequency synthesizer is designed, and its output signal at the frequency range of 35–36Ghz with step of 10MHZ, Frequency-hopping time<1us, and the phase noise performances in the above frequency range are better than −80dbc/hz@1khz.","PeriodicalId":406311,"journal":{"name":"2011 International Conference on System science, Engineering design and Manufacturing informatization","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Millimeter-Wave Frequency Agile Synthesizer based on PLL\",\"authors\":\"Yanlei Li, R. Yang\",\"doi\":\"10.1109/ICSSEM.2011.6081156\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, the Settling time of PLL are analyzed. Present a Millimeter-Wave Frequency Agile Synthesizer based on PPL with DDS interpolated; add the module of VCO voltage presets to changing the settling time controlled by MCU and DAC. Using this scheme, the frequency synthesizer is designed, and its output signal at the frequency range of 35–36Ghz with step of 10MHZ, Frequency-hopping time<1us, and the phase noise performances in the above frequency range are better than −80dbc/hz@1khz.\",\"PeriodicalId\":406311,\"journal\":{\"name\":\"2011 International Conference on System science, Engineering design and Manufacturing informatization\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-11-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 International Conference on System science, Engineering design and Manufacturing informatization\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICSSEM.2011.6081156\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 International Conference on System science, Engineering design and Manufacturing informatization","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSSEM.2011.6081156","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文对锁相环的稳定时间进行了分析。提出了一种基于PPL的DDS插值毫米波频率敏捷合成器。增加VCO电压预置模块，改变由单片机和DAC控制的稳定时间。利用该方案设计了频率合成器，其输出信号在35-36Ghz频率范围内，步进为10MHZ，跳频时间为60;1us，该频率范围内的相位噪声性能优于−80dbc/hz@1khz。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Millimeter-Wave Frequency Agile Synthesizer based on PLL

In this paper, the Settling time of PLL are analyzed. Present a Millimeter-Wave Frequency Agile Synthesizer based on PPL with DDS interpolated; add the module of VCO voltage presets to changing the settling time controlled by MCU and DAC. Using this scheme, the frequency synthesizer is designed, and its output signal at the frequency range of 35–36Ghz with step of 10MHZ, Frequency-hopping time<1us, and the phase noise performances in the above frequency range are better than −80dbc/hz@1khz.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2011 International Conference on System science, Engineering design and Manufacturing informatization

自引率

0.00%

发文量