基于OpenCL的fpga高性能高精度浮点运算

N. Nakasato, H. Daisaka, T. Ishikawa
{"title":"基于OpenCL的fpga高性能高精度浮点运算","authors":"N. Nakasato, H. Daisaka, T. Ishikawa","doi":"10.1109/FPT.2018.00049","DOIUrl":null,"url":null,"abstract":"Development of high-level synthesis tools such as OpenCL SDK for FPGAs enables us to design accelerators for scientific applications that can take advantage of flexibility and efficiency of FPGAs. However, the available OpenCL SDKs only support the standard floating-point (FP) formats. In this paper, we present the performance evaluation of high precision FP operations, which are currently not supported in OpenCL, on recent FPGAs. By using a mechanism to call a custom design from an OpenCL kernel, we evaluate the performance of a sample application in high precision FP format binary128. We found that the sustained performance of our design in binary128 on Intel Arria10 and Stratix10 is 19 and 71 Gflops, respectively.","PeriodicalId":434541,"journal":{"name":"2018 International Conference on Field-Programmable Technology (FPT)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"High Performance High-Precision Floating-Point Operations on FPGAs Using OpenCL\",\"authors\":\"N. Nakasato, H. Daisaka, T. Ishikawa\",\"doi\":\"10.1109/FPT.2018.00049\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Development of high-level synthesis tools such as OpenCL SDK for FPGAs enables us to design accelerators for scientific applications that can take advantage of flexibility and efficiency of FPGAs. However, the available OpenCL SDKs only support the standard floating-point (FP) formats. In this paper, we present the performance evaluation of high precision FP operations, which are currently not supported in OpenCL, on recent FPGAs. By using a mechanism to call a custom design from an OpenCL kernel, we evaluate the performance of a sample application in high precision FP format binary128. We found that the sustained performance of our design in binary128 on Intel Arria10 and Stratix10 is 19 and 71 Gflops, respectively.\",\"PeriodicalId\":434541,\"journal\":{\"name\":\"2018 International Conference on Field-Programmable Technology (FPT)\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Field-Programmable Technology (FPT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/FPT.2018.00049\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Field-Programmable Technology (FPT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FPT.2018.00049","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

开发高级合成工具,如fpga的OpenCL SDK,使我们能够为科学应用设计加速器,这些加速器可以利用fpga的灵活性和效率。然而,可用的OpenCL sdk只支持标准的浮点(FP)格式。在本文中,我们介绍了高精度FP运算在最近的fpga上的性能评估,这些运算目前在OpenCL中不支持。通过使用从OpenCL内核调用自定义设计的机制,我们评估了高精度FP格式binary128的示例应用程序的性能。我们发现,在Intel Arria10和Stratix10上,我们的设计在binary128上的持续性能分别为19和71 gflop。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
High Performance High-Precision Floating-Point Operations on FPGAs Using OpenCL
Development of high-level synthesis tools such as OpenCL SDK for FPGAs enables us to design accelerators for scientific applications that can take advantage of flexibility and efficiency of FPGAs. However, the available OpenCL SDKs only support the standard floating-point (FP) formats. In this paper, we present the performance evaluation of high precision FP operations, which are currently not supported in OpenCL, on recent FPGAs. By using a mechanism to call a custom design from an OpenCL kernel, we evaluate the performance of a sample application in high precision FP format binary128. We found that the sustained performance of our design in binary128 on Intel Arria10 and Stratix10 is 19 and 71 Gflops, respectively.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信