基于CMOS的DSSS通信系统决策定向costas载波恢复环路(DDC-CRL)

N. Naudé, L. Linde, S. Sinha
{"title":"基于CMOS的DSSS通信系统决策定向costas载波恢复环路(DDC-CRL)","authors":"N. Naudé, L. Linde, S. Sinha","doi":"10.1109/AFRCON.2007.4401590","DOIUrl":null,"url":null,"abstract":"For the discussed DSSS (direct sequence spread spectrum) communication system to be successful, accurate carrier recovery and phase estimation are required in the receiver. This paper presents an analogue DDC-CRL which performs both of these functions as well as the despreading, demodulation and bit detection operations performed by an ideal DSSS receiver. The DDC-CRL presented in this paper operates at bit rates up to 1.53 Mbps and accommodates arbitrary sequence length. The loop operates anywhere over a 20 MHz bandwidth within the 2.4 GHz to 2.4835 GHz ISM (industrial, scientific and medical) band. The DDC-CRL is designed for the 0.35 mum CMOS process from Austria Microsystems (AMS).","PeriodicalId":112129,"journal":{"name":"AFRICON 2007","volume":"143 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-12-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"CMOS based decision directed costas carrier recovery loop (DDC-CRL) for a DSSS communication system\",\"authors\":\"N. Naudé, L. Linde, S. Sinha\",\"doi\":\"10.1109/AFRCON.2007.4401590\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"For the discussed DSSS (direct sequence spread spectrum) communication system to be successful, accurate carrier recovery and phase estimation are required in the receiver. This paper presents an analogue DDC-CRL which performs both of these functions as well as the despreading, demodulation and bit detection operations performed by an ideal DSSS receiver. The DDC-CRL presented in this paper operates at bit rates up to 1.53 Mbps and accommodates arbitrary sequence length. The loop operates anywhere over a 20 MHz bandwidth within the 2.4 GHz to 2.4835 GHz ISM (industrial, scientific and medical) band. The DDC-CRL is designed for the 0.35 mum CMOS process from Austria Microsystems (AMS).\",\"PeriodicalId\":112129,\"journal\":{\"name\":\"AFRICON 2007\",\"volume\":\"143 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-12-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"AFRICON 2007\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/AFRCON.2007.4401590\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"AFRICON 2007","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AFRCON.2007.4401590","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

所讨论的直接序列扩频(DSSS)通信系统要想取得成功,需要在接收机中进行精确的载波恢复和相位估计。本文提出了一种模拟DDC-CRL,它既具有上述两种功能,又具有理想的DSSS接收机所具有的扩频、解调和位检测操作。本文提出的DDC-CRL以高达1.53 Mbps的比特率运行,并适应任意序列长度。该环路可在2.4 GHz至2.4835 GHz ISM(工业、科学和医疗)频段内超过20 MHz带宽的任何地方运行。DDC-CRL是为奥地利微系统公司(AMS)的0.35 μ m CMOS工艺设计的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
CMOS based decision directed costas carrier recovery loop (DDC-CRL) for a DSSS communication system
For the discussed DSSS (direct sequence spread spectrum) communication system to be successful, accurate carrier recovery and phase estimation are required in the receiver. This paper presents an analogue DDC-CRL which performs both of these functions as well as the despreading, demodulation and bit detection operations performed by an ideal DSSS receiver. The DDC-CRL presented in this paper operates at bit rates up to 1.53 Mbps and accommodates arbitrary sequence length. The loop operates anywhere over a 20 MHz bandwidth within the 2.4 GHz to 2.4835 GHz ISM (industrial, scientific and medical) band. The DDC-CRL is designed for the 0.35 mum CMOS process from Austria Microsystems (AMS).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信