用于ADC/DAC非线性虚拟测试的多功能引擎

2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD) Pub Date : 2010-12-17 DOI:10.1109/SM2ACD.2010.5672327

M. Kubar, O. Subrt, J. Jakovenko, P. Martínek

{"title":"用于ADC/DAC非线性虚拟测试的多功能引擎","authors":"M. Kubar, O. Subrt, J. Jakovenko, P. Martínek","doi":"10.1109/SM2ACD.2010.5672327","DOIUrl":null,"url":null,"abstract":"In this paper, we propose a novel versatile engine for behavioral or transistor-level design verification of data converters. This tool is dedicated to IC designers to verify static performance of the converters during their design. It is based on advanced Servo-Loop method presented in [1] and extended by features such as innovative DAC testing method (connecting ADC and DAC testing into one versatile engine). The environment proposed supports various converter resolutions and several types of digital coding. Powerful capabilities of the proposed engine were successfully confirmed by a large set of behavioral and transistor-level simulations in Spectre.","PeriodicalId":442381,"journal":{"name":"2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Versatile engine for virtual testing of ADC/DAC non-linearities\",\"authors\":\"M. Kubar, O. Subrt, J. Jakovenko, P. Martínek\",\"doi\":\"10.1109/SM2ACD.2010.5672327\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we propose a novel versatile engine for behavioral or transistor-level design verification of data converters. This tool is dedicated to IC designers to verify static performance of the converters during their design. It is based on advanced Servo-Loop method presented in [1] and extended by features such as innovative DAC testing method (connecting ADC and DAC testing into one versatile engine). The environment proposed supports various converter resolutions and several types of digital coding. Powerful capabilities of the proposed engine were successfully confirmed by a large set of behavioral and transistor-level simulations in Spectre.\",\"PeriodicalId\":442381,\"journal\":{\"name\":\"2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD)\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-12-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SM2ACD.2010.5672327\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SM2ACD.2010.5672327","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

在本文中，我们提出了一种新的通用引擎，用于数据转换器的行为或晶体管级设计验证。此工具专用于IC设计人员在设计期间验证转换器的静态性能。它基于[1]中提出的先进的Servo-Loop方法，并通过创新的DAC测试方法(将ADC和DAC测试连接到一个通用引擎中)等功能进行扩展。所提出的环境支持各种转换器分辨率和几种类型的数字编码。在Spectre中进行了大量的行为和晶体管级模拟，成功地证实了所提出的引擎的强大功能。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Versatile engine for virtual testing of ADC/DAC non-linearities

In this paper, we propose a novel versatile engine for behavioral or transistor-level design verification of data converters. This tool is dedicated to IC designers to verify static performance of the converters during their design. It is based on advanced Servo-Loop method presented in [1] and extended by features such as innovative DAC testing method (connecting ADC and DAC testing into one versatile engine). The environment proposed supports various converter resolutions and several types of digital coding. Powerful capabilities of the proposed engine were successfully confirmed by a large set of behavioral and transistor-level simulations in Spectre.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD)

自引率

0.00%

发文量